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ABSTRACT 
This d i s s e r t a t i o n  descr ibes  the th i rd  generation of high-speed 
i t e r a t i v e  d i f f e r e n t i a l  analyzer 
Analog/EEybrid Computer Laboratory a t  The University of Arizona. The 
APE I1 system, a new hybrid computer f o r  laboratory instruct ion,  served 
as a test  vehicle  f o r  new shielding and packaging techniques and the use 
of current-mode in tegra ted-c i rcu i t  logic  f o r  d i g i t a l  cont ro l  of computer 
operations.  
systems designed and b u i l t  i n  the 
LOCUST, an a l l - so l id - s t a t e  i t e r a t i v e  d i f f e r e n t i a l  analyzer enr 
ploys ,+ 10-V, 30-mA amplif iers  with 30 MHz unity-gain bandwidth and can 
operate a t  i t e r a t i o n  r a t e s  as high as 2,000 analog computer runs per 
second as w e l l  as i n  real t ime.  
i n t o  the rear of a modified inexpensive patchbay which has removable 
patchboards. 
u n i t  as w e l l  as by patched d i g i t a l  logic  o r  by an associated d i g i t a l  
computer. New l i n e a r  and d i g i t a l  monolithic integrated c i r c u i t s  along 
with a novel patchbay shielding system and computing-element packaging 
techniques have enhanced computer performance and reduced costs.  
Computing elements are plugged d i r e c t l y  
Subroutines are control led by a f l e x i b l e  d i g i t a l  cont ro l  
This descr ip t ion  of the LOCUST system includes performance data,  
c i r c u i t  diagrams, examples of appl icat ions and an in s t ruc t ion  manual. 
x i  
Chapter 1 
INTRODUCTION 
This d i s s e r t a t i o n  descr ibes  the design and development of a 
" th i rd  generation" of i t e r a t i v e  d i f f e r e n t i a l  analyzers a t  the Analog/ 
Hybrid Computer Laboratory of The University of Arizona. These COIU- 
pu ters  include the  APE (Arizona PEdagogical) I1 system, a small s o l i d  
state iterative computer f o r  laboratory in s t ruc t ion  and the LOCUST 
(LOW COST) system, a larger,  more sophis t icated i t e r a t i v e  d i f f e r e n t i a l  
analyzer;  both employ integrated c i r c u i t s .  
It is  the  purpose of the Analog/Hybrid Computer Laboratory t o  
provide s tudsnts  with engineering experience r e l a t ed  t o  t h e i r  academic 
work and ye t  comparable t o  i n d u s t r i a l  experience. I n  accordance with 
t h i s  policy, the writer, as p a r t  of h i s  Ph.D. research assignment, co- 
ordinated and supervised the development of these two computer systems, 
which draw on the  experience 'of numerous graduate M.S. theses  and s tu-  
dent term-paper projects .  The M.S. theses  and term papers which con- 
t r ibu ted  d i r e c t l y  t o  the APE 11 and LOCUST pro jec ts  are l i s t e d  i n  
Table 1.1. The writer acted as pro jec t  engineer, under the d i r ec t ion  
of Professor G. A. Korn, with r e spons ib i l i t y  f o r  design, construct ion 
and t e s t i n g  f o r  the LOCUST system and f o r  much of the APE I1 project ,  
t he  supervision of student technicians and of student projects .  I n  
addition, a maintenance manual and an in s t ruc t ion  manual were prepared. 
1 
2 
Table 1.1 
Student Contributions to APE I1 and LOCUST 
Playlor, J. R., "A New High Performance Computer D-C Amplifier," 
M.S. Thesis, 1967. 
"A Simplified Dual-slope Digital Voltmeter," 
M.S. Thesis, 1968. 
Shick, L., 
Pracht, C. P., ''A New Digital Attenuator System for Hybrid 
Computers," M.S. Thesis, 1967. 
Belt, J., "An Integrated-circuit Binary Noise Source," 
Term paper, 1968. 
Goltz, J. R., "A New Low-coat Analog-to-digital Converter for 
Hybrid Computers," Special course project, 1968. 
Mueller, 3, D., "An Overload Circuit for Iterative Differential 
Analyzers," Honors project, 1967. 
1.1 Iterative Differential Analyzers 
An analog computer with integrator-mode and program switches 
controlled by sequence-controlling digital clocks, analog-comparator out- 
puts, and/or other digital logic is called an iterative differential 
analyzer (Eckes and Korn, 1964). Such machines can automatically per- 
form successive analog computer runs utilizing stored results of previous 
runs and can, therefore, implement iterative computations converging to 
a desired solution. The automatic programming features have many other 
applications as well (Korn and Korn, 1964). 
Iterative differential analyzers are programmed through a series 
of subroutines, such as an analog computer run or a number of repetitive- 
analog-computer runs. Each subroutine is controlled by its associated 
3 
d i g i t a l  cont ro l  var iab le  Ui (Fig. 1.1). 
U i  = 1; U i  = 0 "resets" the computing elements (e.g., in tegrators ,  
counters) f o r  a new subroutine sequence. 
complement of U i ,  may a l s o  def ine a subroutine. 
The subroutine proceeds when 
Note that zi, the  log ica l  
Subroutines may be 
nested", i.e.,a subroutine may have component subroutines;  branching # I  
and loops are possible.  
Typical analog-subroutine changes are combinations of the fo l -  
lowing operations:  
1. 
2. 
3.  
Switching a group of in tegra tors  from RESET t o  COMPUTE, o r  from 
RESET (TRACK) t o  HOLD. 
Switching t o  new values of parameters o r  t o  new i n i t i a l  con- 
d i t i o n s  (e.g., parameter optimization, automatic scale 
f ac to r  changes). 
Switching interconnections t o  produce computer-setup changes. 
Subroutines begin and terminate when their corresponding cont ro l  
var iab les  change state as l og ica l  functions of (1) externa l  cont ro l  
(switches and/or re lays  control led by ex terna l  devices), (2) the  states 
of timers o r  event counters, and (3) analog-comparator dercisfons. 
Boolean funct ions of such cont ro l  inputs  are implemented by patched 
d i g i t a l  logic, o r  by an associated d i g i t a l  computer. 
The in te rp lay  of analog and d i g i t a l  var iab les  gives the computer 
i t s  hybrid s t ruc ture .  Relays, e lec t ronic  mode-control switches, D/A 
switches, D/A and A/D converters  and analog comparators are the in t e r -  
face elements of the system. 
4 
ANALOG COMPUTING ELEMENTS 
ANALOG 
COMPARATORS 
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Fig. 1.1 Iterative-differential Analyzer System 
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The high-speed i t e r a t i v e  d i f f e r e n t i a l  analyzer and the small 
general  purpose d i g i t a l  computer are p a r t i c u l a r l y  w e l l  su i t ed  t o  operate  
together (Korn, 1966a). Since most analog-to-digi ta l  and d ig i t a l - to -  
analog exchanges between the two occur only once o r  twice per analog- 
computer i t e r a t i o n ,  the d i g i t a l  computer has ample t i m e  t o  perform many 
log ica l  and computational operat ions (e.g., memory storage,  funct ion 
generation, s ta t is t ical  computation). The d i g i t a l  computer may also pro- 
vide timing and mode-control funct ions and perform housekeeping func- 
t ions  such as s e t t i n g  potentiometers ( i n  modern computers, d i g i t a l  
a t tenuators )  and s t a t i c  checks. 
1.2 I t e r a t i v e  Di f f e ren t i a l  Analyzer Applications 
High-speed i t e r a t i v e  d i f f e r e n t i a l  analyzers can implement much 
more sophis t ica ted  models than ordinary analog computers and a t  the 
same t i m e  s t i l l  r e t a i n  m c h  of the i n t u i t i v e  appeal of the  familar  
I t  s l o w "  analog computer. 
The i t e r a t i v e  d i f f e r e n t i a l  analyzer is  p a r t i c u l a r l y  w e l l  su i ted  
t o  the following appl ica t ions :  
1. Iterative parameter optimization (Maybach, 1966). The computer 
v a r i e s  parameters of a simulated system t o  improve some per- 
formance c r i t e r i o n  measured and/or computed i n  successive com- 
puter  runs. 
2. Monte Carlo s tud ie s  of random processes (Handler, 1967). The 
computer computes statist ics over many computer runs a t  very 
f a s t  r e p e t i t i o n  rates simulating systems with random inputs.  
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3.  Simulation of sampled-data systems, High-speed integrator 
mode switches and D/A switches with convenient patchable 
digital control logic permit the simulation of various sarapling 
and data-reconstruction schemes. 
High-speed repetitive analog computation is a necessity for 
Monte Carlo and parameter-optimization studies if computation is to be 
completed in a reasonable amount of time. An additional feature is that 
the operator receives practically immediate feedback of the effects of 
system parameter changes on statistics, and automatic optimization of 
statistics i s  possible (Korn, 1966b). 
Other interesting applications include: 
4 .  Automatic sequencing of computations for plotting families of 
curves, special displays, etc. 
Introduction of artificial errors into alternate computer runs 
for purposes of error analysis, sensitivity studies, etc. 
(O'Grady, 1967). 
5, 
6. Automatic scale-factor changes. 
7.  Special simulation and data processing circuits, e.g., patchbay- 
assembled time-division and sampling multipliers, sampled-data- 
reconstruction units, digital voltmeters, special function 
generators, etc. 
1.3 The Impact of Integrated Circuits 
The impact of integrated circuits on the design, performance and 
cost of iterative differential analyzers has been great. Reductions in 
size and cost afforded by integrated circuits have made it possible to 
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design t r u l y  producible high-speed i t e r a t i v e  d i f f e r e n t i a l  analyzers a t  
moderate cost .  
The d i g i t a l  cont ro l  sec t ion  of a hybrid computer has been most 
r ad ica l ly  a f fec ted  by integrated c i r c u i t s .  
f lops  and gates  have replaced discrete-component logic  cards, r e s u l t i n g  
i n  a s i z e  reduction of an order of magnitude. 
contain complete log ic  functions such as a master t i m e r ,  auxi l ia ry  timer, 
Integrated-circui t  f l i p -  
Single logic  cards now 
subroutine counter, s h i f t  r eg i s t e r s ,  binary noise sources and f r e e  logic .  
Small s i z e  allows these cards t o  be plugged d i r e c t l y  i n t o  the rear of 
the d i g i t a l  patchbav system, reducing construct ion cos t s  and el iminat ing 
long interconnections, which might r ad ia t e  d i g i t a l  noise throughout the  
computer. 
Dig i ta l  integrated c i r c u i t s ,  which are ten  times f a s t e r  than 
t h e i r  older  d i s c r e t e  counterparts,  a l so  reduce delay e r rors ,  an impor- 
t an t  consideration i n  high-speed i t e r a t i v e  computers. 
Parts cos t s  have been reduced t o  one-third t h a t  of a d i sc re t e  
system by using f a s t  emitter-coupled logic.  
fu r the r  i f  one were wi l l ing  t o  accept the noise associated with la rger  
logic- level  swings and unbalanced-current operation of RTL, DTL, o r  TTL 
logic  famil ies .  
Costs could be reduced even 
The impact of integrated c i r c u i t s  on analog computing elements 
has been less dramatic than t h a t  on the d i g i t a l  elements, because the  
performance of in tegra ted-c i rcu i t  l i nea r  elements cannot yet  match t h a t  
of a discrete-component element. 
improved, however, by combinatians of l i nea r  integrated c i r c u i t s  and 
d i sc re t e  components. 
Both performance and c o s t  can be  
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APE 11 and LOCUST analog comparators utilize co-rcial inte- 
grated-circuit comparators which have been provided with input circuit 
protection and output logic levels compatible with the digital control 
logic. 
cost of comparable high-speed comparators made from wide-band operational 
amplifiers. 
These inexpensive analog comparators have only one-tenth the 
The LOCUST wide-band operational amplifier also includes t w o  
integrated circuit modules plus a discrete-component output stage. The 
conventional chopper stabilizer is replaced with a novel hot-substrate, 
integrated-circuit input stage, which provides much better drift per- 
formance than a high-quality non-chopper-stabilized amplifier. 
frequency stage of the amplifier employs an integrated-circuit amplifier, 
which is an operational amplifier in its own right! 
performance amplifiers in this manner eliminates the problems of 
transistor matching necessary with 
f iers. 
The mid- 
Designing high 
totally discrete-component ampli- 
In addition to reduced parts costs and improved performance, 
integrated circuits reduce construction coats of computer systems; there 
are by far fewer parts to mount, fewer comectsrs, less cabling and 
wiring and less cabinet space required. The cost of separately testing 
and hand-picking critical components such as input-stage matched- 
transistor pairs i s  completely eliminated. 
1.4 APE IF and LOCUST 
The feasibility of really high-speed hybrid computation with 
realistic accuracy (0 .2  percent of half-scale component accuracies up 
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t o  10 kHz) was demonstrated by the development and appl icat ion of The 
University of Arizona's ASTRAC 11 (Eckes, 1967)* A s  yet ,  no computer 
commerciallv ava i lab le  has the required mode-control switching speed 
and low-impedance computing networks. 
required amplif ier  bandwidth. 
i t e r a t i v e  d i f f e r e n t i a l  analyzers was, then, undertaken with the speci- 
f i c  object ive of demonstrating the design of t r u l y  producible high-speed 
hybrid computers a t  moderate cost .  
Most computers do not have the 
Development of the APE If and LOCUST 
Several new design fea tures  are of spec ia l  i n t e r e s t :  
1. Maximum use of both l i nea r  and d i g i t a l  monolithic integrated 
c i r c u i t s  enhances computer performance and s t i l l  reduces p a r t s  
and assembly costs .  
New techniques of mounting pr in ted-c i rcu i t  cards and shielded 
components d i r e c t l y  t o  low-cost computer patchbays were 
developed, as was a new simple technique for shielding low 
cos t  unshielded patchbays. 
2. 
3. Low l e v e l  integrated-circui t ,  current-mode logic  has p rac t i ca l ly  
eliminated d i g i t a l  noise i n  the analog computer. 
The amplif ier  and mode-control switch designed f o r  LOCUST were 
subs t an t i a l ly  improved by the use of new so l id  s t a t e  devices. 
Table 1.2 shows engineering data  f o r  the two new computers and 
4. 
compares them with ASTRAC 11 and with commercially ava i lab le  hybrid 
computers . 
Chapter 2 contains a descr ipt ion of the APE XI system. The 
LOCUST system design, which includes accuracy requirements, mechanical 
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Table 1.2 Comparative Computer Spec i f ica t ions  
APE I1 LOCUST Commercial ASTRAC Computers 
1967 1965 1967 1967 
D-C AMPLIFIER e l O V )  
Output Current 25-50 mA 30 mA 20 mA 30 mA 
Max. frequency f o r  
Small-signal OdB 100 kHz t o  20 MHZ 20 MHZ 30 MHz 
D r i f t  vs. temp. O.SwV/degC 10wVldegC 10pVldegC 2.5 pV/degC 
0 ,OSnA/degC* lnA/degC* 0.2nA a t  O.OSnA/degC 
f u l l  output 50 kHz 1 MHZ 1 MHZ 5 MHZ 
bandwidth (1V p-p) 10 MHz 
25degC* 
INTEGRATOR/TRACK- HOLD SWITCH 
Turn-of f t i m e  
D i f f e r e n t i a l  
turn-off time 
D r i f t  vs. temp. 
(RESET/TRACK) 
D r i f t  Current 
Turn-of f charge 
Max. frequency f o r  
S m l l - s i g n a l  TRACK 
e r r o r  a t  10 kHz 
(COMPUTE/ HOLD) 
f u l l  output 
500- lOOOns 80 ns  200 ns 40 ns  
125-250 nsu 20 ns 50 ns 10 ns 
negl ig ib le  50pV/degC 100pV/degC 100pV/degC 
30d/ degC 10nAldegC 1 nA a t  
0.5 t o  0.1nA 1 n A  0.1  nA 0.05 nA 
25degC** 
negl ig ib le  50 pc 50 pc  10 pc 
10 kHzu 50 kHz 25 kHz 40 kHz 
-- 0.25% -- 0.2% 
MULTIPLIER 
S ta t ic  e r r o r  (x of 
Preq. f o r  0.5% of 
ha 1 f sc a le ) 0.05 0.1 0.25 0.25 
half  s ca l e  dynamic 
e r r o r  0.5-2 kHe 10 kHz 10 kHz 10 kHz 
*chopper s t a b i l i z e d  **doubles every 10 degC estimated 
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layout and shielding, patchbay system and costs ,  i s  discussed i n  Chapter 
3. Chapter 4 contains a description of LOCUST analog computing ele-  
ments, and Chapter 5 describes special-purpose computing elements. 
Chapter 6 discusses the LOCUST dig i ta l  system and d ig i ta l  control of  
i terat ive  d i f ferent ia l  analyzers. 
systems are the subject of Chapter 7 .  
Applications of the APE 11 and LOCUST 
Chapter 2 
THE APE 11 SYSTEM 
In view of the increasing use of analog computers f o r  teaching 
a t  the  col lege sophomore level, a need has developed f o r  introduc- 
ing  more sophis t ica ted  analoglhybrid computation and techniques i n t o  
senior- level  analog computer courses. A t  The University of Arizona, 
t h i s  need led t o  the development of the APE I1 (Arizona PEdagogical) 
system, a small s o l i d  state i t e r a t i v e  d i f f e r e n t i a l  analyzer designed 
f o r  laboratory instruct ion.  
The author car r ied  out  the design and development of the APE I1 
d i g i t a l  cont ro l  module (Conant, 1967) while the analog port ion was 
designed by Professor G. A. Korn (Korn, 1967); the machine w a s  b u i l t  
with t h e  a id  of undergraduate student technicians.  The N E  I1 system 
a l s o  served as a t e s t  vechicle  f o r  the d i g i t a l  techniques used i n  the  
l a rge r  and more advanced LOCUST system. 
APE I1 (Fig. 2.1) is comprised of a twelve-amplifier analog com- 
puter  with track-hold c i r c u i t s  and in tegra tors  permitt ing d i g i t a l  mode- 
cont ro l  and r e p e t i t i v e  operation, analog comparators, mul t ip l ie rs ,  
patchable zener-diode limiters and diode bridges.  Removable patch- 
boards permit problem storage and e f f i c i e n t  machine u t i l i z a t i o n .  
The APE 11 d i g i t a l  module contains fzee  logic  (gates and f l i p -  
f lops)  as w e l l  as a f l e x i b l e  d i g i t a l  c lock and counters capable of 
cont ro l l ing  analog subroutines. Shi f t - reg is te r  modules and modulo-2 
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adders (exclusive OR c i r c u i t s )  perniit generation of pseudo-random s h i f t  
r e g i s t e r  sequences. A sampling-type noise generator provides a clocked 
d i g i t a l  noise source f o r  Monte Carlo experiments. 
These features ,  when combined with a novel packaging technique, 
r e s u l t  i n  a v e r s a t i l e  hybrid computer permitt ing a wide va r i e ty  of analog 
and hybrid experiments a t  minimum cost .  
periments is contained i n  Table 2.1 (Korn, 1967). 
A l i s t  of suggested APE I1 ex- 
2.1 Packaaing 
The APE I1 packaging design (Pig. 2.2) has done away w i t h  a l l  
s igna l  and power-supply wiring t o  a card cage. 
t o r  amplif iers  and a l l - i n t eg ra t ed  c i r c u i t  logic  has made i t  possible  t o  
plug c i r c u i t  cards  d i r e c t l y  i n t o  the rear of the inexpensive patchbay 
receivers .  
cards (Fig. 2.3) serve as sh ie lds  between adjacent cards (Korn, 1967). 
The use of small t rans is -  
Ground planes on one s ide  of the  double-sided pr inted c i r c u i t  
Each ampl i f ie r  card holds two 3 10-V, 2O-mA t r a n s i s t o r  amplif iers  
with f i e l d - e f f e c t  t r a n s i s t o r  input s tages  (Burr-Brown Model 9877), an 
e l ec t ron ic  mode-control switch (Burr-Brown Model 9580), a potset  re lay,  
overload ind ica tors  and ampl i f ie r  balance cont ro ls .  Power-supply and 
log ic  inputs are supplied from the patchbay receiver,  which furnishes  
a l l  e l e c t r i c a l  connections t o  the cards. Similar cards hold summing 
r e s i s t o r s  and o ther  computing elements. 
The same type of construct ion a l s o  accommodates a l l  d i g i t a l  com- 
ponents i n  a separate  patchbay receiver,  with the exception of a set of 
in-l ine readout counters, and the front-panel pushbutton cont ro l  logic .  
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Table 2.1 Suggested M E  If Experiments 
(Korn, 1967) 
Simulation Techniques 
1. 
2. 
3.  
4 .  
5. 
ti. 
7. 
8. 
9.  
10. 
Bouncing-ball Simulation Using Analog Memory 
Study of Steepest-descent Optimization 
(a) Steepest-descent Division 
(b) Linear Regression by Steepest Descent 
(c) Simulation of a Simple Optimizing Servo 
Solution of a Simple Problem in the Calculus of Variations 
Using Pontryagin's Maximum Principle 
Solution of Difference Equations and Simulation of Digital- 
differential-analyzer Integration with Track-hold Circuits 
Simulation of a Simple Sampled-data Control System 
Automatic Solution of a Two-point Boundary-value Problem by 
Iteration 
Computation of Parameter-influence Coefficients (Solution 
of Sensitivity Equations) 
Computation of a Satellite Trajectory of a Simple Perturbation 
Method 
A Simple Model-matching Experiment 
Study of a Maximum-effort Servo 
Hybrid-computer Hardware Techniques 
1. Study of Fast Diode Circuits and Precision Limiters 
2. Study of a Simple Analog-to-digital Converter 
3.  Accurate Signal Generators and Pulse-width Modulators 
4. Study of Track-hold Operation and First-order Hold Circuits 
5. Simulation of Combined Analog-digital Computation - Error 
Compensation 
Statistical Measurements and Communication/Detection System Simulation 
1. Statistical Measurements 
(a) Measurement of Continuous and Sampled-data 
(b) Measurement (Estimation) of Correlation Functions 
( c )  Measurement (Estimation) of Probability and 
Probability Density 
2. Coarse-quantization Measurements; Polarity-coincidence Correlation 
3. Monte Carlo Computation of a Definite Integral 
4 .  Measurement of Mean-square Filter Output and Filter Optimization 
(a) Direct Method 
(b) Modified-adjoint-system Method 
(e) Monte Carlo Method 
5. Study o f  Ballistic-trajectory Errors 
6 .  Demonstration of Modulation Waveforms with and without Noise 
7. Simulation of a Superheterodyne Receiver 
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Table 2.1 (Continued) 
8. 
9. 
10. 
Simulation of an PM Communication System 
Simulation of a Phase-lock Loop 
Simulation of Matched-filter Detection Using Pseudo-random 
Signals (Shi f t - reg is te r  Sequences) 
A low-cost MAC PANEL 440 point patchbay receiver  having t h e  
necessary low-leakage (d i a l ly lp tha l l a t e )  base and gold-plated spr ing 
construct ion was used f o r  both d i g i t a l  and analog patchbays. Direct 
plug-in connections t o  the rear of each patchbay are implemented w i t h  
spec ia l  screw-machine fabricated,  gold-plated taper  pins  terminated i n t o  
plugs of standard 0.080 in.  test-probe diameter (Fig. 2.4). These plugs 
mate with inexpensive tes t -poin t  jacks mounted on t h e  c i r c u i t  cards. 
Gold-plated MAC PANEL short ing s t r i p s  interconnecting patchbay poin ts  
are inser ted and held by the taper pins. 
p l i e s ,  coe f f i c i en t  potentiometers, and between d i g i t a l  and analog patch- 
bays is soldered d i r e c t l y  t o  the  taper  pins.  
All wiring from power sup- 
2.2 The Ana109 Module 
One of the two amplif iers  on each amplif ier  card can be patched 
as an e l ec t ron ica l ly  switched in t eg ra to r  or track-hold c i r c u i t  as w e l l  
as a summing amplif ier  (Fig. 2.5). 
0.5 WF, 0.05 llp and 0.005 pF are employed together with summing r e s i s t o r s  
of 200 WZ and 20 klz t o  permit both real-time and r e p e t i t i v e  analog corn 
putation. 
t i o n  under log ic  control,  serves as a POTSET re lay  and f o r  s t a r t i n g  
c e r t a i n  i t e r a t i v e  procedures. The lower amplif ier  on each card is  
In tegra t ing  capacitances of 5 pP, 
A reed-relay, which shor t s  amplif ier  output and summing junc- 
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Fig.  2 . 3  Ground planes on one s i d e  of double-sided printed 
c i r c u i t  boards serve as a s h i e l d  between cards.  
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intended t o  serve as a simple summing ampl i f ie r  with only gain-of-one 
inputs .  
The analog module also contains  wide-band quarter-square multi- 
p l iers ,  diode bridges,  analog comparators (with outputs on the d i g i t a l  
patchbay), zener-diode limiters, f r e e  diodes, and twelve 5 kQ co- 
e f f i c i e n t  potentiometers. 
2 .3  The D i g i t a l  Module 
The d i g i t a l  module cons i s t s  of the following cards:  
1. Front-panel pushbutton-logic card.  
2. Master clock card which provides a l l  computer reset, sampling 
and timing pulses.  
3. Five free- logic  cards,  each containing a J-K type f l i p - f lop  
and t w o  three-input OR/NOR gates.  
Four s h i f t  r e g i s t e r  cards,  each with f i v e  s tages  and spec ia l  4. 
reset/set logic, which can be patched f o r  pa t t e rn  generation, 
memory, and pseudo-random s h i f t - r e g i s t e r  sequences. 
A card containing 4 modulo-2 adders (exclusive OR's) used f o r  
pseudo-random sequences, d i g i t a l  co r re l a t ion  and d i g i t a l  com- 
parieon, and a sampling-type binary noise  generator.  
5 .  
6. A counter card with 4 f r e e  decade counters intended f o r  
add i t iona l  program timing and s ta t is t ical  experiments. 
A 4-decade readout counter with in - l ine  display f o r  counting 
events . 
7. 
Other d i g i t a l  module f ea tu res  include 3 front-panel pushbutton- 
switch outputs  f o r  manually s e t t i n g  o r  r e s e t t i n g  f l i p - f l o p s  and counters, 
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6 log ic-s ta te  lamp inputs f o r  v i sua l  determination of the state of any 
d i g i t a l  logic  output, and d i g i t a l  outputs of 2 analog comparators 
( inputs  on t h e  analog patchbay). 
The d ig i t a l - log ic  cards, designed and constructed a t  The Univer- 
s i t y  of Arizona, a r e  made with 1/16 in., two-sided, 1 o z . ,  copper-clad, 
glass-epoxy pr in ted-c i rcu i t  board. To reduce cost ,  connections from one 
s i d e  of t h e  PC board t o  the  other  are made with small wire. The com- 
ponent s ide  of the board is  mostly ground plane t o  reduce rad ia t ion  and 
interference.  
Motorola MECL in tegra ted-c i rcu i t  current-mode logic  is employed 
throughout the  d i g i t a l  module. 
balanced current-mode operation, producing negl igible  power-supply-line 
t r ans i en t s  during switching t i m e s ,  combine with ground-plane shielding 
and L-C decoupling of the power supply leads of each card t o  reduce the  
d i g i t a l  noise coupled t o  the  analog module. 
i n  view of the  wideband analog-computer amplif iers  (0 dB a t  20 M H z )  used 
i n  the APE I1 system. 
The low-level logic  swings (0.8V) and the 
This is a c r i t i c a l  f ac to r  
2.4 D i g i t a l  Control of Analog Computer Operations 
Figure 2 .6  i l l u s t r a t e s  the design of the APE 11 cont ro l  un i t ,  
which is a s implif ied and improved vers ion of that used i n  The University 
of Arizona's ASTRAC 11. 
chain provides timing pulses (100 kHz, 50 kHz, 25 kHz and 10 kHz) which 
are always ava i lab le  on the patchbay f o r  various cont ro l  and display 
purposes. The desired computer r e p e t i t i o n  rate (100, 50, 25, o r  10 runs 
p e r  second) is  obtained by patching to the above timing pulses.  
A 100 kHz crystal-control led clock and counter 
A l l  
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other  timing i s  performed i n  terms of these "Cl" pulses (1000 per com- 
puter  run), so t h a t  the time scale of a l l  counting and timing operat ions 
changes automatically with the  r e p e t i t i o n  rate fR = ~ / T R  . 
The master timing counter C 1  i s  a three-decade decimal counter 
with a p rese t  output designed t o  perform the following timing funct ions:  
1. Counts down by 1000 t o  mark the s ta r t  of per iodic  COMPUTE 
periods.  
2.  Produces timing markers a t  10 and 100 times the computer 
r e p e t i t i o n  rate f R  (e.g., f o r  osci l loscope d isp lays) .  
3. Produces sampling pulses  S (set by convenient rocker-type 
thumbwheel decimal switches i n  s t eps  of 
seconds a f t e r  the s t a r t  of each COMPUTE period (Fig. 2.7) .  
TR/ lOOO)  a t  t = T1 
I n  normal r e p e t i t i v e  operat ion (Fig. 2.7), R is "1" ( log ica l  one, 
not voltage) a t  t (computer time) = 0 and "0" a t  t = 0.9 TR t o  produce 
per iodic  reset pulses  R, so t h a t  COMPUTE per iods of length T = 0.9 TR 
alternate with RESET periods of length TS = T ~ / 1 0 .  The p rese t  output 
a t  T1 feeds a f l i p - f lop  timing-logic block t o  produce per iodic  sampling 
pulses  S and delayed sampling pulses  Sp of length TS. 
and SD (and hence a l s o  t h e i r  complements) are clocked by C 1  i n  order t o  
eliminate timing e r r o r s  and coincidence-gate output spikes  due to  r ipp le-  
through delays in C1.  
Note t h a t  R, S 
The front-panel con t ro l s  are PATCH, POTSET, INITIAL RESET, COM- 
PUTE and SINGLE RUN. 
log ic  card (see state diagram Fig. 2.8).  In  addition, the COMPUTE 
but ton puts  the computer i n t o  INITIAL RESET when depressed and i n t o  
The master clock i s  cont ro l led  by a pushbutton- 
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F i g .  2.8 Pushbutton Control State-diagram 
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COMPUTE when released.  The pushbutton-logic card provides an INITIAL 
RESET p u l s e  RI and POTSET pulse  P, ava i l ab le  on the d i g i t a l  patchbay, 
a C1-interrupt pulse  which ga tes  the C 1  pulses  i n t o  C 1  and o ther  pulses  
t o  f r o n t  panel pushbutton ind ica tor  l i gh t s ,  amplifier,  reference and 
potset-relay power supplies.  
2.5 Operating Conditions 
When the computer is turned on, a spec ia l  RC delay c i r c u i t  places  
the machine i n t o  the PATCH mode. In  t h i s  mode: 
1. Amplifier and reference power is OFF. 
2 .  
3. 
4. 
From PATCH, one goes t o  POTSET, where the following condi t ions are estab- 
l ished : 
Counter C1 is r e s e t  t o  zero. 
R, S, and SD are "0" (RESET/TRACK) . 
INITIAL RESET RI and YOTSET P are "1". 
1. Amplifier power i s  ON, bu t  reference power is s t i l l  removed 
from the  patchbay. 
Counter C1 is reset t o  zero. 
R, S, and SD are "0" (RESET/TRACK) 
RI and P are "1". 
2. 
3. 
4. 
5. The d i g i t a l  voltmeter (DVM) is connected t o  the potentiometer 
readout bus. 
6. Amplifier overload l i g h t s  are reset. 
Before one begins to  compute, one depresses the INITIAL RESET but ton t o  
produce the following condi t ions:  
28 
1. Amplifier and reference power i s  ON. 
2 .  
3.  R, S, and SD are "0" (RESET/TRACK). 
4 .  
5 .  DVM is  connected t o  an  analog-patchbay point.  
Counter C1 i s  reset t o  zero. 
RI i s  "l", P i s  "0". 
All i n t eg ra to r s  and track-holds and d i g i t a l  log ic  are now r e s e t  t o  s u i t -  
ab l e  i n i t i a l  conditions,  ready f o r  computation. This s ta te  i s  maintained 
u n t i l  one depresses and releases the COMPUTE button. 
"0" , S and SD go t o  "l", and a delay of 10 m s  ( t o  allow any spec ia l  
re lay  c i r c u i t s  to  operate), due t o  a one-shot mult ivibrator  on the push- 
button-logic card, runs out. 
i n t o  counter C 1  which counts 101 pulses before s t a r t i n g  the f i r s t  COM- 
PUTE period. The per iodic  r e s e t  p u l s e s  R and sampling pulses  S and SD 
w i l l  then continue on, as i l l u s t r a t e d  i n  Fig. 2.7.  For single-run opera- 
t ion,  one must begin i n  INITIAL RESET (going from COMPUTE t o  SINGLE RUN 
i s  prevented by the  logic  design) and depress the SINGLE RUN button. A t  
the  end of one run, only the  C 1  pulses are interrupted,  and the  computer 
s tands ready f o r  another s ing le  run obtained by depressing the SINGLE 
RUN but ton again; t h i s  pe rmi t s  one t o  check the progress of i t e r a t i v e  
rout ines  computer run by computer run. 
Then RI goes t o  
Then the C1-interrupt pulse ga tes  C1 pulses  
I n  normal r e p e t i t i v e  operation, the in t eg ra to r s  a r e  cont ro l led  by 
R, and se lec ted  track-hold c i r c u i t s  can be control led by S. Track-hold 
p a i r s  are cont ro l led  by R and S, or by S and SD by d i g i t a l  readout of so l -  
u t ion  values x ( t )  a t  an accurately present computer sampling t i m e  t = TI. 
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Differen t  patching connections can employ R, S and SD f o r  f l e x i b l e  
memory control ,  including three-period cont ro l  (Eckes and Korn, 1964). 
2 - 6  Free Loaic 
The f ree- logic  c i r c u i t s ,  namely 3 - K  type f l i p - f lops ,  OR/NOR 
gates,  modulo-2 adders and decade counters, are of straightforward 
design and need no de ta i l ed  descr ipt ion.  The APE I1 s h i f t - r e g i s t e r s  
have some e x t r a  fea tures ,  which are worth explanation. 
Each s h i f t - r e g i s t e r  card contains  f i v e  stages,  with each s tage  
conveniently patchable to  the following s tage  by a s ing le  connection; 
t h i s  is made poss ib le  by an e x t r a  input gate  f o r  each s tage  (Fig. 2 .9) .  
A one-shot mul t iv ibra tor  (using a MECL R-S f l i p - f lop )  provides a delayed 
set pulse, 100 ns  wide, immediately a f t e r  a reset pulse (usual ly  RI), 
patched t o  the common reset l ine ,  goes t o  "0" . Each s tage  patched to  
t h i s  delayed set pulse is, thus, ready f o r  computation. This scheme i s  
espec ia l ly  use fu l  i n  s e t t i n g  up the s h i f t  r e g i s t e r  f o r  pseudo-noise 
sequences. 
of delayed pulses.  
The one-shot c i r c u i t  can a l s o  be used by i t s e l f  as a source 
Four decimal in- l i n e  readout counters have t h e i r  individual  
input,  reset l i n e s ,  and outputs  ava i lab le  on the d i g i t a l  patchbay. I n  
addition, a RESET button common t o  a l l  four  counters is  provided on the 
f r o n t  panel near the display u n i t .  
gate  t o  prevent the simultaneous appearance of two numbers when the com- 
puter  i s  turned on, o r  when some in te r fe rence  acc identa l ly  t r i gge r s  the  
counter i n t o  an unwanted state. 
Each count'er has a forbidden-code 
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F i g .  2.9 APE I1 S h i f t  Register Card Schematic 
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Incandescent lamps i n  the counter readout d i sp lay  u n i t  (I .E.E.,  
Inc., Ser ies  20), control-panel pushbutton lamps, re lays  (para l le led  
by a f i l t e r  capac i tor )  and log ic-s ta te  lamps, a r e  dr iven by a novel 
inexpensive d r i v e r  c i r c u i t  employing a s i l i c o n  con t ro l l ed - rec t i f i e r  
(SCR) actuated d i r e c t l y  by MECL logic  l e v e l s  (Fig. 2.10). 
2.7 Discussion 
The new APE I1 system provides a small f l e x i b l e  d i f f e r e n t i a l  
analyzer intended for  laboratory in s t ruc t ion  i n  analog and hybrid com- 
putation. 
systems have been i n  use by s tudents  one semester and have worked out  
q u i t e  w e l l .  
i n  Chapter 7.  
Tota l  p a r t s  cost is  estimated t o  be $4,500, Two APE I1 
The r e s u l t s  of an  experiment using APE I1 are de ta i l ed  
Experience with APE 11 has demonstrated t h a t  the packaging 
techniques and the use of low-level current-mode logic  to be very 
worthwhile. 
s i g n  of LOCUST. 
This  provided experience and more confidence for the  de- 
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TRANSFORMER AT A AND 8. 
FILTER CAPACITOR IS USED WITH RELAY ONLY. 
Fig. 2.10 Indicator Lamp and Relay Driver Circuit 
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THE LOCUST SYSTEM 
The feasibility of really fast hybrid computation was demon- 
strated by the development and application of The University of 
Arizona's ASTRAC II (Eckes, 1967). But, as noted earlier, no machine 
commercially available to date has the required mode-control switching 
speed and low-impedance computing networks; and most computers do not 
have the required amplifier bandwidth. The development of the LOCUST 
system represents an attempt to design a truly producible very fast 
hybrid computer at moderate cost. 
The LOCUST system is an all solid-state iterative-differential- 
analyzer making maximum use of integrated circuits (Fig. 3.1). The 
machine comprises 34 free amplifiers of which 16 can be used as inte- 
grator/track-hold circuits, plus 18 amplifiers permanently committed - 
to 6 high-speed multiplier/divlders, and 4 comparators (56 amplifiers 
total). It is capable of computation at iteration rates up to 2 kHz; 
linear-component errors are within 0.2 percent up to 10 kHz. Special 
"slow" summing networks also permit operation as a slow analog com- 
puter. The following design features are of special ineerest: 
1. Neucimum use of both linear and digital monolithic integrated 
circuits enhances computer performance and still reduces 
parts and assembly costs. 
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Fig. 3.1 The LOCUST System 
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2. New mounting and sh ie ld ing  techniques, including 
f o r  sh ie ld ing  low cos t  unshielded patchbays, were developed. 
3. Low-level current-mode d i g i t a l  logic  modules have e s sen t i a l ly  
eliminated d i g i t a l  noise i n  the analog portion of the computer. 
4. New so l id - s t a t e  devices have subs tan t ia l ly  improved amplif ier  
and mode-control switch performance. 
5. Free d i g i t a l  logic  has been made more convenient s a r e s u l t  of 
ASTlRAC I1 experience; and the LOCUST digital-computer linkage 
is  designed as an i n t e g r a l  pa r t  of the logic-control system. 
6. New patchpanel design affords  exceptional convenience f o r  
setup and logic  control .  
The LOCUST system equipment complement is l i s t e d  i n  Table 3.1. 
3.1 High-speed Computins Requirements 
To appreciate  the technical  problems associated with f a s t  com- 
putation, consider the following requirements: 
1. To obta in  8 dynamic errm (phase-shift e r r o r )  of 0.1 percent 
of half  scale a t  10 kHz i n  an ordinary phase inver t ing  ampli- 
f i e r ,  the amplif ier  gain-bandwidth product must be grea te r  than 
10 MHZ. 
2. To prevent dynamic e r r o r s  due t o  d is t r ibu ted  capacitances, 
computing res i s tances  (summing r e s i s t o r s  i n  summing amplif iers  
and in tegra tors )  should be low, less than 10 kR. Such low 
impedances require  high-current amplif ier  output s tages .  
The voltage rate of change of a 20-volt peak-to-peak 10 kHz 
s ine  wave i s  2W x lo5 v o l t s  per second. 
3. 
To insure a track-hold 
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Table 3.1 LOCUST System Equipment Complement 
Analoa Elements 
16 
4 
8 
4 
4 
4 
4 
40 
4 
IntegratorlTrack-hold Summing C i r c u i t s  
Summing amplif iers  
2-input summing amplif iers  
Phase i nve r t e r s  
Quarter-square mul t ip l ie rs  
General-purpose diode function generators 
Sine generators 
Coefficient potentiometers 
Diode bridges 
D i g i t a l  Elements 
12 MECL J-K type f l i p - f lops  
12 3-input OR/NOR gates  
6 4-input OWNOR gates  
5 
6 Decade counters with in- l ine readout 
1 Digital cont ro l  module 
&stage s h i f t  r e g i s t e r s  with a one-shot mult ivibrator  reset 
c i r c u i t  and a modulo-2 adder (exclusive-OR) c i r c u i t  
12 Logic-state l i g h t s  
Hybrid Elements 
4 Comparacors 
4 D/A mult ipl iers  ( t o  be added later) 
4 A/D converters 
4 D/A l eve l  changers (noise d r ive r s )  
6 D/A e lec t ronic  switches 
4 D/A re lay  switches 
Auxi l ia ry  Elements 
1 Electronic  Dig i t a l  Voltmeter 
1 Oscilloscope 
1 Power supply balance indicator  and control  panel 
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sampling accuracy of 0.1 percent, mode-control and track-hold 
timing must be within 15 nanoseconds. 
When such high-speed computing elements are placed i n  a hybrid 
computer system, o ther  considerations become important: 
I. 
2. 
3. 
Added s t r a y  capacitance due t o  wiring and patchbay system can 
reduce computing bandwidth. 
Crosstalk between computing elements through patchbay capprci- 
tanees and through the analog power supply can reduce accuracy. 
Wideband analog elements pick up switching noise from mode- 
cont ro l  swi t ches  and from the d i g i t a l  cont ro l  module. 
I n  the LOCUST system a l l  analog computing elements are housed i n  
aluminum cans and plugged d i r e c t l y  i n t o  the rear of a modified low-cost 
patchbay system. 
supply l i nes  are decoupled with a CLC pi-network f i l t e r  i n  each ampli- 
f i e r  and switch module. 
Analog amplif ier  and a l l  mode-control switch power 
Dig i ta l  noise i s  minimized through the use of Motorola E m i t t e r  
Coupled Logic (MECL). The low-level logic  swing ( 0 . W )  along with the 
balanced-current nature of the non-saturating current-mode logic  serve 
t o  reduce r ad ia t ion  and, more importantly, computer ground-system dis -  
turbances. 
Good computer-system design requires  tha t  a l l  ground re turns  
terminate a t  one point i n  order to eliminate ground loops which pick 
up s igna ls  and thus cause ground system noise. 
bay serves as the common ground point f o r  the system. 
The LOCUST analog patch- 
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3 ,2  LOCUST Intearator/Track-hold Module 
The hea r t  of an i t e r a t i v e  d i f f e r e n t i a l  analyzer is an ampli- 
f ie r /e lec t ronic-swi tch  combination, the integratort'track-hold c i r c u i t .  
The LOCUST integrator / t rack-hold c i r c u i t  block diagram is i l l u s t r a t e d  
i n  Fig. 3.2. 
t r o l l e d  by s igna l s  from the d i g i t a l  cont ro l  module, su f f i ces  f o r  
each integrator ,  and the same switched-integrator c i r c u i t  is  used f o r  
both in tegra t ion  and track-hold (sample-hold, zero-order hold) operation. 
A complete descr ip t ion  of the  c i r c u i t  and its operation is  included i n  
Chapter 4. 
A s ingle  high-speed e lec t ronic  switch, which is con- 
The feedback capaci tors  (0.01, 0.1 and 1.0 @) f o r  in tegra t ion  
and track-hold operation, and one feedback r e s i s t o r  (10 I&) f o r  
summing amplif ier  o r  switched-amplifier operation are selected by 
re lays  dr iven by d i g i t a l  log ic  from the d i g i t a l  patchbay. 
summing network is  connected, when the 1.0 and the 0.1 @ capaci tors  
are used, t o  permit real-t ime integrat ion.  
A "slow" 
3.3 LOCUST Analog Patchbay Svateq 
Analog computing elements whose input and output voltages may 
contain frequency components as high as 10 t o  20 lcHz make i t  mandatory 
t o  use shielded patchbay systems with shielded patchcords i n  s p i t e  of 
t h e i r  added shunt. capacitances. 
needed t o  reduce leakage when computing-elements impedances are high, 
say, g rea te r  than 100 kl2. Low-impedance leve ls  of 1 kn t o  10 k61 used 
Shielded patchbay systems are a l s o  
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Fig. 3.2 Block Diagram of LOCUST Integrator/Track-hold Module 
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i n  LOCUST are low enough that surface leakage is a minor problem. 
Nevertheless, a low-leakage material, such as d ia l ly lp tha l l a t e ,  tuust 
be used f o r  the patchbay receiver .  
Crosstalk between patchbay terminations can be a major problem 
i n  high-speed analog computers. 
receiver  spr ings and patchcord-tip combinations cause undesirable 
coupling between the  connected and unconnected inputs  of a par t i cu la r  
amplifier,  and between the output of an amplif ier  and the inputs  of t he  
ampl i f ie r  located next t o  it. 
systems may be as high as 5 t o  10 pF between holes, which con cause a n  
e r r o r  of from 0,3 t o  0.6 percent at 10 kHz i f  the summing r e s i s t o r s  are 
10 kn (Fig. 3.3). 
Capacitive coupling between patchbay 
The capacitance of unshielded patching 
The p r i c e  of t o t a l l y  shielded patchbay systems is  considerable, 
$2,000 to $4,000 for a system with enough holes  (1,000 t o  2,000) f o r  a 
small-to-medium s i z e  analog computer. 
the  same size c o s t s  only about $350 t o  $500. 
An unshielded patchbay system of 
The LOCUST analog patchbay system represents  a compromise i n  
terms of crosstalk,  leakage and cost .  It comprises a low-cost PlAC 
Panel 1,600 hole unshielded patchbay rece iver  having the necessary 
d i a l l y l p t h a l l a t e  base f o r  low leakage, and gold-plated spr ings f o r  
low contact  res i s tance  and corrosion protect ion.  
Sui table  rows and columns of patchbay receiver  spr ings are 
connected t o  the  computer system-ground using gold-plated short ing 
s t r i p s  held i n  by taper  pins  t o  provide sh ie ld ing  between analog 
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NO CROSSTALK HERE 
OUTPUT ERROR -AwRCcos at 
(a 1 
NO CROSSTALK HERE 
OUTPUT ERROR 5 gwRCcoswt 
( b )  
Fig. 3 .3  Patchbay capacitances between inputs cause gain errors. 
(a) 
for a, p 2T 1@, R lo4, C = 5 x 10'1*). (b) Grounded gain- 
of-one input eliminates crosstalk to that  input a t  the 
expense of open-loop gain; grounded gain-of-ten inputs 
would seriously a f f ec t  amplifier performance. 
connection reduces error to  a t  mst one-third that of an open 
tnpu t . 
Open inputs contribute ARC w cos ut v o l t s  error (0.3% 
Potentiometer 
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computing elements (Fig. 3.4). This "wastes" about 400 holes. About 
500 other  patchbay terminations are used f o r  a l l  power-supply and 
logic-control wiring for the analog computing elements so t ha t  the 
l a t te r  has no o ther  connections whatsoever. 
An analog module covers a f i e l d  as shown i n  Fig. 3.5. Inputs 
and outputs are separated as much as possible  by locat ing power supply 
and cont ro l  connections i n  the center  column. 
terminations supply addi t iona l  shielding between analog terminations. 
Amplifiers, mode-control switches, mul t ip l ie rs ,  D/A switches, 
These low-impedance 
phase inver te rs  etc., are housed i n  aluminum cans plugged d i r e c t l y  i n t o  
the rear of the analog patchbay (Fig. 3.6). 
connections are implemented with spec ia l  screw-machine-fabricated gold- 
plated taper  pins  terminated i n t o  plugs of standard 0.080 in.  test-probe 
diameter. 
2.4). 
the  computing element cans. 
frames with swing-out bars  which permit easy removal for maintenance. 
These d i r e c t  plug-in 
These are a shortened version of those used in APE XI (Fig. 
These plugs mate with standard p r e s s - f i t  test-probe jacks on 
The cans are held a t  the rear by simple 
A l l  power supply, d i g i t a l  control,  potentiometer, and reference- 
supply wiring is soldered d i r e c t l y  t o  the patchbay-receiver solder-cup 
taper  pins o r  t o  the spec ia l  taper-pin plugs. 
computing elements do not require  rear connectors. 
As noted earlier, the 
A l l  aluminum patchboards, fabr icated a t  The University of 
Arizona's Electrical Engineering Shop, replace the p l a s t i c  patchboards 
usual ly  provided with unshielded gatchbays, The f in i shed  aluminum 
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Fig. 3.4 RQWBI rand columns of terminations provide shielding 
between modules. Power-supply and logic-control 
wiring is made direct ly  to  the patchbay receiver. 
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Fig. 3.5 LOCUST Analog Module Patchbay F i e l d  
Fig. 3 . 6  (a) Analog elements are housed i n  aluminum cans 
(b) plugged direct ly  into the re 
receiver and held by simple frames. 
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patchboards, which are d r i l l e d  f o r  standard commercially ava i lab le  
Electronic  Associates o r  Virginia  P a n e l  shielded patchcords, have patch 
holes only f o r  t he  patchbay terminations ac tua l ly  used (Fig. 3.7). 
These patchbay-system construct ion techniques y i e ld  a good mea- 
sure  of sh ie ld ing  against  c ros s t a lk  a t  r e l a t i v e l y  low cos t .  Crosstalk 
e r r o r  between ampl i f ie rs  w a s  measured and found t o  be less than 0.01 
percent f o r  a l l  computing frequencies. This ind ica tes  t he  e f fec t iveness  
of the  inexpensive shielded patchbay system and of the power supply f i l -  
ters in each analog module. Capacitance between adjacent patchbay 
terminations has been reduced by one-half t o  about 3pF. Capacitance 
between adjacent  patchcords has been eliminated by using shielded patch- 
cords. Leakage cur ren ts  through the removable patchboard port ion of 
the  system have been eliminated. The t o t a l  c o s t  has been reduced to 
one-third t o  one-half t h a t  of a commercial shielded-patchbay system. 
3.4 Analoa-patchpanel Layout 
The layout design of a patchpanel is 8 human-engineering task 
as w e l l  as an electrical and mechanical design task (Fig. 3.7). 
The patching of an integrator / t rack-hold c i r c u i t  is convenient 
because there  are no b o t t l e  plugs required t o  implement a switched 
in t eg ra to r ;  scale changing and mode con t ro l  are more conveniently 
patched on the  d i g i t a l  patchpanel. 
located on the  l e f t  of a pa tchf ie ld  and outputs  on the r igh t .  
Inputs of computing elements a r e  
The technique of bringing power supply and cont ro l  l i n e s  
d i r e c t l y  t o  the  patchbay rece iver  puts addi t iona l  cons t r a in t s  on layout, 
Fig. 3.7 All luminum ptchbo da are drilled only for the terminations 
w e d  and silkscreened and color-coded for idantiffeation. 
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from power supply l i n e s  causing und 
element outputs. On the o ther  hand rlier, these low 
impedance l i n e s  i n  the center  column provide added e l e c t r o s t a t i c  shield- 
o f f s e t s  a t  computing 
log inputs  and outputs. 
Because patchbo rds  have patching holes only f o r  patchbay termi- 
nations ac tua l ly  used f o r  patching, they have a r e l a t i v e l y  wider hole 
spacing which permits more patching room rqd presents a much more un- 
c lu t t e r ed  appearance than the o r ig ina l  unshielded patchboards. 
The patchpanel contains, i n  addi t ion  t o  pa tchf ie lds  f o r  integra- 
tor/ track-hold computing elements, patch f i e l d s  f o r  summing amplifiers,  
comparators, phase inver te r  8,  IN 1 t i p  1 i e  rs 
p l i e r s ,  and D/A switches. Additional patch f i e l d s  provide connections 
t o  in t e r f ace  equipment l inking LOCUST t o  a P D F 9  d i g i t a l  computer and t o  
readout trunk-lines. 
LOGUST i n s t ruc t ion  manual (Appendix). 
s in-  genera tors ,  D/ A ma 1 ti- 
A number of patching setups are described i n  the 
Since the analog module cans cover the e n t i r e  patching f i e l d  
associated with each pa r t i cu la r  element, coef f i c i en t - se t t i ng  potentiome- 
ters and 10-volt reference points  are located around the  edge of the 
patchpenel. 
The patchboards are sdlkscreened white with black letters and 
symbols. Inputs, outputs and potentiometers are color-coded with 
transparent ink f o r  ident i f ica t ion .  
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3.5 
New packaging techniques, the modified patchbay system and the 
use of integrated c i r c u i t s  have reduced pa r t s  and assembly cos t s  of 
LOCUST t o  one-half t ha t  of ASTRAC I1 a t  no sacrifice i n  performance, 
The most s t r i k i n g  savings were made i n  the d i g i t a l  section, $3,000, 
one-third of ASTRAC I1 digital-module cos t ,  and the analog patchbay 
system, about $1,000, one-half of ASTRAC I1 patchbay system cost .  Total 
p a r t s  cos t  f o r  the system is  about $13,000. 
Chapter 4 
LOG COMPUTfNC ELEPENTS 
To e x p l o i t  the p o s s i b i l i t i e s  of East i t e r a t i v e  computation, 
wide-band analog computing elements are mandatory. Gain and phase 
s h i f t  of operat ional  ampl i f ie rs  must be cont ro l led  w e l l  beyond the 
a c t u a l  working frequency range i n  order to maintain s t a b i l i t y  and t o  
insure the spec i f ied  accuracy i n  operat ional-amplif ier  feedback c i r -  
cui ts .  Impedance leve ls  i n  analog computing elements are q u i t e  low 
(10 k.Q o r  less) t o  reduce the e f f e c t s  of s t r a y  capacitance.  
pedances, i n  turn, requi re  more current ,  and so the  LOCUST amplif ie  
are designed to  supply 30 mA. 
cont ro l  switches, D/A switches, and the comparison delay of analog 
comparators are designed to  be as shor t  as possible .  
Low im- 
The switching times of e l ec t ron ic  mode- 
The r e s u l t i n g  design problems a r e  extremely d i f f i c u l t  and, f o r  
some computing elements, they have never been wholly s a t i s f a c t o r i l y  
solved. The Analog/Hybrid Computer Laboratory a t  The University of 
rizona has pioneered i n  the  design of high-speed computing elements, 
beginning as e a r l y  as 1961 with STRAC I, a 100-volt vacuum tube machine. 
S igni f icant  improvements i n  speed and timing resu l ted  from the AS 
project ,  a 10-volt a l l - s o l i d - s t a t e  machine. The LOCUST p r a j e c t  is an  
attempt t o  f u r t h e r  r e f i n e  the design and t o  exceed the spec i f ica t ions  of 
11 system by u t i l i z i n g  new p ckaging techniques, new so l id  
state devices, and subs t an t i a l  improvements i n  the a i r c u i t  design, 
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4.1 The LOCUST Operational Amplifiers 
The LOCUST i t e r a t i v e  d i f f e r e n t i a l  analyzer s a t i s f i e s  the f i r s t  
two requirements of Scction 3.1 with the  a i d  of a new high-performance 
ampl i f ie r  developed a t  The University of Arizona as an H,S .  t h e s i s  
p ro jec t  (Naylor, 1967); t he  reference descr ibes  its design i n  grea t  
d e t a i l .  
4.1. 
The performance of the new ampl i f ie r  is  summarized i n  Table 
The block diagram of Fig. 4 . l (a )  i l l u s t r a t e s  the bas ic  amplifier 
design, which employs a three-channel feed-forward c i r c u i t .  Beginning 
from the ampl i f ie r  input ,  the  channels are: the high-frequency channel 
d i r e c t l y  t o  the wide-band class AB output stage, the intermediate-fre- 
quency channel through a Motorola MCl433 in tegra ted-c i rcu i t  operat ional  
amplif ier ,  and the low-frequency channel through a Fa i rch i ld  pA726C hot- 
subs t r a t e  preamplif ier .  
The bandwidth and output-current l imi ta t ions  of the MC1433 
io tegra ted-c i rcu i t  amplif ier  a r e  overcome by cascading it with a high- 
cur ren t  output s tage  and by feeding forward the high frequency s igna l s  
d i r e c t l y  t o  the output s tage  from the summing junction. Because of the 
low-offset, low-drift  p roper t ies  of a new in tegra ted-c i rcu i t  hot-sub- 
strate d i f f e r e n t i a l  amplifier,  a chopper s t a b i l i z e r  channel i s  unneces- 
sa ry  
Figure 4 , l (b)  i l l u s t r a t e s  the frequency response of each channel 
and t h e i r  combination, Dotted l i n e s  show the ro l l -of f  af a more conven- 
t i o n a l  6 dB/octave feed-forward ampl i f ie r ;  the "zero" needed a t  40 kHz 
lowers the ga in  a t  10 kHz. An improvement i n  the open-loop gain of only 
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GAIN (DE) 
FR EOUENCY ( H Z  1 
Fig. 4.1 (a) Block diagram showing signal flow through the 
three channels. (b) Open-loop Bode p lo t  of the 
three channels and their  combination. 
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Table 4.1 LOCUST d-c Amplifier Performance 
Typical Performance a t  25'C Unit 
Open- loop Gain 
Unity Gain Bandwidth 
Rated Output 
Vo 1 tage 
Current 
Max. Freq. ( r e s i s t i v e  load) 
Input Offset  
Vol tage 
Current 
Input Offset  D r i f t  
Voltage 
Bias Current 
Input Noise 
Open-loop Output Impedance 
a t  100 Hz 
%t 10 lcHz I 
Unity-gain Inverter (no load) 
Freq. Response -3 dB 
Error a t  10 kHz 
Capacitive Load without I n s t a b i l i t y  
Quiescent Current 
120 
36 
- 4-10 
.-. 4-30 
5.0 
Adj. t o  zero 
Adj. t o  zero 
- +2.5 - 3-50 
15 
100 
50 
10 
0.1 
0.001 
20 
dB 
M K Z  
V 
mA 
MHZ 
UIV 
nA 
p V r m s  
sa 
a 
MHZ 
% 
PF 
mA 
6 d3 a t  10 kHz w i l l  decrease the  dynamic error of LP phase inver te r  
operating a t  LO kHz by a f a c t o r  of two. 
Figure 4.2 is a complete schematic diagram of the  new amplif ier .  
The unity-gain phase-inverter performance of the  amplif ier  i s  
i l l u s t r a t e d  i n  Figs. 4.3 and 4.4. 
amplif iers  i n s t a l l e d  i n  the computer with various amplif ier  loads. 
These da t a  were obtained with the 
The 
Fig. 4.2 Sireuit Diagram of the Computer d-c Amplifier 
(a) The wideband class A3 output stage has low open-loop out- 
put impedance, full& 10-V, 30-mA output to 5 MHz, and 
provides two convenient input points for the sunanation o f  the 
signals from the high-frequency channel and the intermediate- 
frequency amplifier. 
(b) The intermediate-frequency integrated-circuit amplifier 
accurately controls the gain and frequency response of the 
intermediate-frequency signals by feedback through the three- 
terminal equalizer network. 
(c) The hot-substrate differential preamplifier provides low- 
offset/low-drlft amplification of low frequencies down to d-c. 
54 
. . ... 
i-- 
! 
I 
! 
! 
I 
, 
! 
i 
i I 
I 
i 
I 
I 
i 
! 
I .  
! 
I 
I 
I m 
.. 
I r--- - - 
3 a 
c 
3 
0 
4 
55 
0.3 
LL 
I 
-I 0.2 a 
b 
I- 
2 
W 
K 0.1 
a 
0 
0.1 0.4 0.6 0.8 I 2 4 6 8 1 0  20 
FREQUENCY, K H r  
(a) 
0.1 0.2 0.4 0.6 0.8 I 2 4 6 8 1 0  20 
FREQUENCY, MHz 
(b) 
Fig. 4.3 (a) Unity-gain Phase-inverter Response (1 Wd input and 
feedback res i s tors)  (b) Small-signal Frequency Response 
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FREQUENCY, K H z  
(a) 
I I I I 
20 4 6 8 1 0  0.2 0.4 0.6 0.8 I 2 
FREQUENCY', M H z  
(b) 
Fig. 4.4 (a) Unity-gain Phase-inverter Responae (10 ks1 input 
and feedback resistors) (b) Small-signal Frequency 
Response 
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SCi (Simulation Councils, Xnc.) standard input load (Simulation, 1963) con- 
sists of two gain-of-ten inputs  grounded with the  test s igna l  applied t o  a 
gain-of-one input. The SCi output load is t h a t  presented t o  the computing 
element under test  by three computing potentiometers with the LO terminals 
grounded and each ARM set  a t  0.500 and connected t o  a gain-of-one input. 
This load includes a t  least 300 pF of s t r a y  capacitance to ground. 
A limiter c i r c u i t  [Fig. 4.5(a)] i s  included i n  the LOCUST amplif ier  
t o  insure quick recovery from overload, prevent the summing junct ion from 
leaving v i r t u a l  ground when an overload occurs, and thus completely e l i d -  
nate  the need f o r  amplifier POTSET relays.  The combination of r e s i s t o r  R 
and the p a r a l l e l  diodes reduces the e f f e c t  of the capacitance of the zener 
diodes . 
The amplif ier  has a novel s i l icon-control led r e c t i f i e r  overload- 
indicator  c i r c u i t  [Ffg. 4 . 5 ( b ) ) .  Posi t ive o r  negative voltage leve ls  which 
exceed the threshold l eve l  of the  SCR w i l l  f i r e  the SCR and thus l i g h t  t h e  
overload lamp. 
panel pushbutton logic.  
"1" when an overload occurs. 
The larap s t ays  l i t  u n t i l  the  SCR is reset by the f ront-  
A log ic  output on the  d i g i t a l  patchpanel goes t o  
The entire amplif ier  is intended f o r  easy assembly on a printed- 
c i r c u i t  board with a minimum of adjustments; t h i s  is a necessary require- 
ment f o r  The University of Arizona's Analog/Hybrid' Computer Laboratory, 
which u t i l i z e s  s tudent  technicians for the assembly and t e s t i n g  of the  com- 
pleted amplifiers.  
4.2 Intearator/Track-hold C i rcu i t  
The LOCUST in tegra tor /  track-hold module comprises the LOCUST 
amplif ier  described i n  Sec. 4.1 and the Burr-Brown Model 9944, a spec ia l  
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ZENER VOLTAGES 
SELECTED TO LIMIT 
AT 2 I I V. - 
( a  HIGH- SPEED LIMITER CIRCUIT 
L A M P  RESET RELAY 
36 ADJ. 
( b  LOCUST OVERLOAD INDICATOR CIRCUIT 
Pig. 4.5 (a) LOCUST High-speed L i m i t e r  Circuit and 
(b) New LOCUST Overload-indicator Circuit 
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purpose e l ec t ron ic  switch module designed espec ia l ly  f o r  the  LOCUST 
system (Fig. 4.6). 
(nonsaturating) e l ec t ron ic  switch c i r c u i t ,  suggested by G. A. Korn 
(Korn, 1966c) and designed by J. Naylor, having a FET input s tage f o r  
low current  d r i f t  (Pig. 4.7), in tegra t ing  capaci tors  (0.01, 0.1 and 
1.0 PI?), a high-impedance summing network f o r  "slow" (real-time) simu- 
l a t ion ,  re lays  with MECL input-level d r ive r s  f o r  time-scale changing 
relays,  and track-hold summing and feedback r e s i s t o r s .  The important 
spec i f ica t ions  of the integrator/track-hold combination are summarized 
i n  Table 4.2. 
The Model 9944 cons is t s  of a Model 4010 high-speed 
Figure 4.8 i l l u s t r a t e s  t h e  operating modes of the in tagra tor /  
track-hold c i r c u i t .  In  HOLD o r  COMPUTE [Fig. 4.8(b)1, the  switch is 
e f fec t ive ly  out  of the c i r c u i t  when the in tegra tor  inputs are not used, 
o r  in tegra tes  the  voltages on the in tegra tor  inputs. 
I n  TRACK o r  RESET [Fig. 4.8(c)], the  t rack  inputs  are connected 
and the in tegra tor  inputs are shorted out  by the i n t e r n a l  impedance 2, 
of the switch. 
of in tegra tor  inputs so that s igna ls  a t  the in tegra tor  inputs  e s sen t i a l -  
l y  do not appear a t  the output. If gne i n t eg ra to r  input of 10 v o l t s  is 
t o  contr ibute  less than 10 mV e r r o r  i n  RESET, on& met have 
Z, must be small compared t o  the p a r a l l e l  combination 
where 1y is the voltage gain of the switch and Zz is the p a r a l l e l  com- 
b ina t ion  of R1 and R2 [Fig. 4.8(c)l. 
resistance is 1 kn. Therefore, 
I n  LOCUST the smallest computing 
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RESET / TRACK 
INPUTS 
5K 2.5 K 2.5 k 
2 LOGIC- CONTROLLED 
RELAYS 
1 
I 
r' --- -- -- - - - - -- 
I 
I' FAST" INTEORATOR 
INPUTS 
Fig .  4.6 LOCUST Integrator/Track-hold Circuit Schematic Diagram 
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OPERATIONAL 
I 
. 4 .. 
Fig. 4.8 (a) Integr /Track-hold C i  
iveikent Circuit i n  HOLD or COMPUTE 
ivalent Circuit in TRACK or RESET 
(d) Modified Feedback Network Replacing Impedance I$, of (a) 
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Table 4.2 LOCUST IntegratorlTrack-hold Ci rcu i t  Performance 
Typical Perfornaance a t  25OC Units 
TRACK HOLD 
Voltage Gain -1.0 r a t i o  
Gain Accuracy a t  d-c - -10.1 % 
Small Signal Freq. Response -3 dB(O.01 pF 
holding capac i tor  and no load) 2 MHZ 
Rated  Output 
Voltage 
Current 
Max. Freq. ( r e s i s t i v e  load) 
- +10 V - i-2 0 Ill4 
40 kHz 
Output Impedance (at 100 Hz) 0.1 R 
Output Voltage Dr i f t  
capac i tor )  
I n  HOLD ( f o r  10ms and 0.01 l~rF holding 
nominal - 30.2 mV 
vs . temperature - 1.0.05 mV/degC 
I n  TRACK 
vs. temperature - +loo pV/ degC 
Aperture Time 40 ns 
Acquisit ion Time ( s e t t l i n g  t o  0.1% fox 
1OV input s tep)  10 VS 
SWITCHED INTEGRATOR 
Voltage Gain lo5, lo4, 103, lo2, 10, I us 
Gain Accuracy - +o. 1 % 
In tegra tor  Input Feedthrough 
i n  RESET ( fo r  $-lOV, 100 Hz, 1 kQ input 
resistor, and 0.01 pP capaci tor)  - 4-1 
Rated Output 
Voltage 
Current 
mV 
v 
mpa 
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Table 4.2 (Continued) 
Output Impedance (a t  100 Hz) 0.1 n 
Output Voltage D r i f t  
i n  COMPUTE ( for  10 ms, 10 M1 
input r e s i s t o r ,  0.01 pF capac i tor )  - + 0.3 mV/degC 
Switching T i m e s  
Compute 40 
Reset ( t o  within 0.1% of i n i t i a l  
condi t ion inputs)  10 
ns 
Y S  
2, < 0.33 ohm. 
To allow f o r  pa ra l l e l ed  in t eg ra to r  inputs  Z, should be less than 0.1. 
Ohm. 
Referring again t o  Fig. 4.8(a), the s i z e  of t he  s torage capaci- 
t o r  C is determined by t w o  conf l i c t ing  requirements: 
1. Input e r r o r s  due t o  voltage and current  o f f s e t ,  i n t eg ra t ion  
and switching spikes  decrease wi th  increasing C. 
2. The small-signal frequency response i n  TRACK and a l s o  the 
maximum voltage r a t e  of change i n  TRACK improve a s  C 
decreases 
Res is tors  Ro and R1 are l o w  res i s tance  (5 ks1) to minimize s t r a y  capaci- 
tance e f f ec t s .  
i n  TRACK; the system might even become unstable  i f  Co i s  omitted, 
small values of Ro and R 1  are used, C 1  i s  usua l ly  not required.  
Capacitor Co is  required t o  decrease amplitude peaking 
When 
The c i r c u i t  of Fig. 4.8(d), suggested by R. Whigham, can be used 
t o  reduce the  dynamic t racking e r r o r  a t  higher computing frequencies.  
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The performance of the integrator / t rack-hold c i r c u i t  with the 
u n i t  i n s t a l l e d  i n  the LOCUST patchbay is i l l u s t r a t e d  i n  Fig. 4.9. The 
c i r c u i t  switches i n t o  COMPUTE (HOLD) i n  t yp ica l ly  40 ns, and two in te -  
g ra to r s  switch wi th in  10 ns  of each other,  thus meeting the t h i r d  require- 
ment of Sec. 3.1; the LOCUST mode-control switch is, t o  the bes t  of the  
writer's knowledge, f a s t e r  than any commercially ava i lab le  mode-control 
switch by a f u l l  order of magnitude. 
4.3 Dig i t a l  Attenuator System 
Dig i t a l  a t tenuators  are simple multiplying d i  i t  1- to-an 108 
converters used t o  replace coe f f i c i en t - se t t i ng  potentiometers i n  modern 
hybrid computers (Fig. 4.10). The LOCUST d i g i t a l  a t tenuator  system, 
designed and t e s t ed  by Pracht (Pracht, 1967), u t i l i z e s  miniature metal- 
f i lm  ladder networks switched by la tching reed-relays.  
automatically by a d i g i t a l  computer o r  manually by f r o n t  panel addressing 
switches. 
It is  programmed 
1. 
2. 
3. 
The new d i g i t a l  a t tenuator  has a number of i n t e r e s t i n g  fea tures :  
Latching reed-relays give the  system a non-distructive coe f f i c i -  
ent  memory even when the computer is switched o f f .  
New d i g i t a l  con t ro l  logic  employs serial da ta  transmission, 
which not only permits one t o  set a l l  200 a t tenuators  of a 
typ ica l  hybrid computer i n s t a l l a t i o n  within 20 m s ,  but  a l s o  
requi res  only one address l i ne  p e r  a t tenuator .  
Attenuator / re lay networks can be plugged d i r e c t l y  t o  the r e a r  
of the analog patchbay receiver,  thus reducing s t r a y  capacitance 
considerably. 
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Fig. 4.9 (a) Tracking Error of the IntegratorlTrack-hold Circuit 
(b) Small-signal Frequency Response in TRACK 
67 
MEMORY 
SWITCHING 
NETWORK 
SUMMING 
NETWORK 
I J 
OUT 
Fig. 4.10 A Typical Digital Attenuator 
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A block d iagr  1-attenuator system is  shown i n  Pig. 
4 . 1 1 .  
word represent ing the  coe f f i c i en t  s e t t i n g  is loaded i n t o  the BUFFER 
REGISTER and a t  the  same time an address represent ing which a t tenuator  
network i s  t o  be set is loaded i n t o  the ADDRESS REGISTER. Under cont ro l  
When used with a d i g i t a l  computer i n  the AUTOMATIC d e ,  a binary 
of the d i g i t a l  computer, o r  the  analog computer master timer, the TIMING 
LOGIC s h i f t s  the  binary coded coe f f i c i en t  s e t t i n g  i n t o  the  DIGITAL ATTEN- 
UATOR REGISTER se lec ted  by the ADDRESS TREE. 
I n  t h e  manual mode, the  coe f f i c i en t  i s  programed by the f r o n t  
panel thumbwheel binary-coded decimal (BCD) switches. The PRESET BCD 
COUNTER and the  BUFFER REGISTER (now serving as a s t r a i g h t  binary 
counter) a r e  permitted t o  count the clock u n t i l  the number i n  the PRE- 
SET BCD COUNTER equals the number set on the  thumbwheel switches. The 
BUFFER REGISTER now contains a binary word corresponding t o  the decimal 
s e t t i n g  of the thumbwheel switches. 
as those i n  the AUTOMATIC mode. 
The subsequent s t eps  are the game 
Specif icat ions of the  d i g i t a l  a t tenuator  are summarized i n  
Table 4 . 3 .  
Table 4 . 3  Dig i t a l  Attenuator Specif icat ions 
Number of B i t s  
S t a t i c  Accuracy 
Resolution 
Gain Range 
Feedback Resistance 
Ladder Res is  tance 
Maximum Load on Input 
Se t t ing  Time per 200 Attenuators 
14 
0.02% of half  scale 
0.01% 
0.0002 - 3.2767 
10 w1 
2,0514 ksa 
13.3 mA 
20 ms 
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4-4  Analog f .hrlt iplier/Divider 
The LOCUST analog mul t ip l i e r  d iv ide r  i s  a Burr-Brown Model 9943 
Fas t  Quarter-square Multiplier/Divider very similar t o  t h a t  designed 
by R. Whigham f o r  ASTWC 11 (Whigham91965a). 
The mul t ip l i e r  contains  f i v e  submodules; three wide-band ampli- 
f i e r s ,  and two prec is ion  absolute-value complementary squaring networks. 
The diode function-generator type squaring modules are temperature com- 
pensated and have in t e rna l  Zener-regulated reference vol tages  t o  el iminate  
the  need f o r  adjustments. 
The mul t ip l ie r /d iv ider  i s  i n s t a l l e d  i n  a LOCUST analog-module can 
and plugged d i r e c t l y  in to  the  rear of the  patchbay. The patching f i e l d  
permits the un i t  to  be patched as a 4-quadrant mul t ip l i e r  or as a 2-quad- 
rant divider .  
Performance curves are presented i n  Fig. 4.12, and spec i f i ca t ions  
are l i s t e d  i n  Table 4.4. 
Table 4.4 Multiplier/Divider Specif icat ions 
Typical Performance a t  25OC Units 
Input Signal Levels - +lo Y 
Rated Output 
Voltage 
Current 
- 4-10 V - +20 mA 
Output Impedance 10 62 
S t a t i c  Accuracy 
Mu1 t i p l i c a  t ion 
Division 
- iQ. 15 - +1.5/Y % of LOV % of 1ov 
Frequency Response See Fig. 4.12 
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4.5 
T h  LOCUST plug-in diode function generator [Fig. 4.13(8) 1 
(Whigham, 1965b) plugs i n t o  the  f ron t  of t he  analog patch panel and 
covers the patching f i e ld  of a n  associated dual-amplifier module. 
c i r c u i t  [Pig. 4.13(b) 1 u t i l i z e s  two ampl i f ie rs  t o  provide both pos i t ive  
and negative slopes.  Six breakpoints are f ixed a t  approximately 21, 23 
and 25.5V. 
U-tu rn  wire-wound potentiometers. Input diodes D 1  and D2 reduce input 
loading while shunt diodes D 3  and D4, together with the low impedance 
l eve l s  used throughout LOCUST, improve frequency response. The maximum 
curren t  load presented t o  an amplifier is  18 milliamperes. 
The 
Slopes and d-c l eve l  (paral lax)  are set by means of e igh t  
The e r r o r  f o r  a given frequency depends on the function set up. 
In  general, the  e r r o r  is less than 0.5 percent of half  scale f o r  input 
frequencies below 5 kHz with slopes less than 2 v o l t s  per vo l t .  The 
1 amplitude frequency response f o r  an SCi standard s t r a igh t -  
l i n e  function (Simulation, 1963) exceeds 1 M H Z ,  Function-generator 
vol tage d r i f t  is approximtely 2 mVfdegC. 
4.6 Circle-test Performance 
The combined e f f e c t s  of phase s h i f t  i n  computing elements can 
be measured by applying the circle test (Korn and Korn, 1964). 
ac tua l  cornputex so lu t ion  t o  the idea l  harmonic-oscillator equation 
The 
(p2 + d ) Y  = 0 Y ( 0 )  5 0, i ( 0 )  = 3 
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F i g .  4.13 (a) LOCUST Plug-in Diode Function Generator 
and (b) its Schematic Diagram 
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where 6(a) i s  the  phase s h i f t  due t o  the integrator ,  phase inver te r  and 
coe f f i c i en t  potentiometer. The so lu t ion  amplitude decays exponentially 
with t i m e  f o r  a pos i t ive  ne t  phase e r r o r  (lead),  while ti negative ne t  
phase error (lag) causes the amplitude to increase exponentially, 
4.14 i l l u s t r a t e s  the computer setup and the combined phase s h i f t  f o r  the  
LOCUST element s . 
Figme 
One of the  po ten t i a l ly  l a rges t  sources of e r r o r  i n  the so lu t ion  
of d i f f e r e n t i a l  equations i s  the  e r r o r  due t o  inaccurate gains of the 
individual computing elements. For instance, the computer so lu t ion  to  
the tufnnonic-ohscillator equation is 
Y = 3 s in  w T ; 
assume the phase s h i f t  6(w) is zero. The change i n  Y due t o  a change i n  
i n  of the  two in tegra tors  (and hence a) i s  
dY = BT cos a T dw 
giving a maximum change in Y of MB/w per  cycle. 
cu the  f r a c t i o n a l  chaage in Y per cycle is  
For small changes i n  
As an example of the importance of t h f s  re la t ionship,  assume that each 
s a gain e r r o r  of 0.1 percent and the  phase inver te r  has 
zero phase e r r o r ,  The maximum e r r o r  i n  P is then 2 8  x 0.1 percent per 
cycle. This point  stresses the d e s i r a b i l i t y  of specifying very 
accurate element gains. 
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Chapter 5 
LOCUST DIGITAL SYSTEM 
Basic i t e r a t i v e  d i f f e r e n t i a l  analyzer cont ro l  requi res  
per iodic  RESET pulses t o  con t ro l  switches and in tegra tors .  More 
f l e x i b l e  cont ro l  c i rcu i t s  permit one t o  change r e p e t i t i o n  rates, t o  
vary the length of the COMPUTE and/or RESET period, and t o  select 
the timing of sampling pulses  f o r  accurate ana log/d ig i ta l  conversion 
readout and analog storage. Subroutine counters m y  a l s o  be used to  
change the computer program a f t e r  a prese t  number of i t e r a t i o n s  o r  
o ther  events. 
The LOCUST d i g i t a l  system provides many of these functions i n  
the  form of "packaged" subroutines selected by f ron t  panel cont ro l  
(Fig. 5.1). This fea ture  l i b e r a t e s  the operator from designing and 
patching h i s  own subroutines with the patchable d i g i t a l  logic  and 
leaves him f r e e  t o  concentrate on a much wider class of operations, 
f o r  de ta i led  i t e r a t i v e  subroutine cont ro l  design is far from easy f o r  
moat analog computer users.  Less f requent ly  employed subroutines can 
s t i l l  be patched on the d i g i t a l  patchbay, which contains f r e e  logic  
gates, f l ip - f lops ,  decade counters and s h i f t  r eg i s t e r s .  A l is t  of the 
d i g i t a l  log ic  cards is presented i n  Table 5.1. 
76 
77 
COMMON 
0 
RESET 
M 6  M 5  M 4  M 3  M 2  MI 
0 0 0 0  
II I 2  I3 14 15 I 6  I? I8 I9 110 Ill 112 81 82 83 84 
D I G ITA L 
PA TC H BAY 
@ END SINGLE @REPEAT 
n N 
SET n < N 
T TI 
SCAN SCAN REV 
SCAN 
T2 OR S 2  FUNCTION AILLIRUNS 
I IO 100 
\ I '  
SCAN INCREMENT REPETITION RATE 
Fig.  5.1 LOCUST Digital Control Module 
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Table 5.1 LOCUST Dig i ta l  System Logic Cards 
1. A f r o n t  panel Pushbutton loaic  card provides computer i n i t i a l  - reset pulse RI and a clock in t e r rup t  s igna l  t o  the master 
timer logic  
2. A master timer card provides per iodic  computer reset pulses, 
a prese t tab le  sampling pulse and several  other  timing pulses.  
3. An aux i l i a rv  timer card provides a prese t tab le  samplinq 
~ u l s e  whose timing r e l a t i v e  t o  the master timer reset and 
szun~lina pulses is selected by a f r o n t  panel switch; it 
a150 provides scan modes whereby the sampling pulse is timed 
t o  move forward or backward w i t h  respect  t o  the computer - reset pulses  oxm s t e p  each computer run o r  N computer runs. 
4. A subroutine counter card provides an output pulse every 
n and EJ computer runs (or other  events) preset  by f r o n t  panel 
decade switches. 
5 ,  Six f r e e  logic  cards each containing 2 J-K type f l ip - f lops ,  
two 3-input OR/EJOR gates  and one 4-input OR/NOR gate .  
6 .  Four s h i f t  register cards each with 6 stages  and spec ia l  
reset/set logic  (which can a l s o  be used as a fixed-delay 
once-shot mult ivibrator) ,  and a modulo-2 adder a l l  of which 
can be patched for computation, memory, and pseudo-random 
sequence generation (see APE I1 s h i f t  r eg i s t e r  discussion, 
Chapter 2). 
7. A $amvlina-tvpe Zener-diode noise generator card with 2 
noise generators. 
8. Six BCD decade counter cards with associated in- l ine  readout. 
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The LOCUST d i g i t a l  system a l s o  includes d i g i t a l  patchbay 
terminations f o r :  
1, 
2. 
3. 
4. 
5 .  
6 .  
7. 
8 ,  
Inputs f o r  individual  integrator l t rack-hold capaci tor  
and feedback r e s i s t o r  select ion.  
4 analog comparator outputs 
12 log ic-s ta te  lamp inputs 
4 free pushbutton logic  outputs 
A logic output common to  a l l  s imp l i f i e r  overload c i r c u i t s  
Inputs t o  level changers (noise d r ive r s )  which provide - +lo-V outputs under logic  control .  
Trunk l i n e s  t o  a PDP-9 d i g i t a l  computer i n t e r f ace  equipment. 
MI) converter cont ro l  inputs 
These d i g i t a l  system fea tures  incorporate some new operator conveniences 
not found i n  ASTRAC 11: 
se lec t ion  requires  only a s ing le  patch connection, (2) d i g i t a l  system 
logic  leve ls  can a l s o  cont ro l  capacitor select ion,  (3) f r e e  fixed-delay 
(100 ne) one-shot mult ivibrators  associated with the s h i f t  r e g i s t e r s  
are available,  (4) front-panel puahbuttons with digital-system-logic- 
l e v e l  outputs are available,  ( 5 )  an overload logic  output common t o  
in tegra tor /  track-hold and ~ u m i n g  amplifiers,  ( 6 )  three switch-selected 
SCAN FORWARD and REVERSE SCAN rates. In  addition, trunk, i n t e r rup t  and 
cont ro l  terminations enable LOCUST t o  in t e r f ace  d i r e c t l y  with a d i g i t a l  
computer. For the s m e  rainson, INITIAL RESET, COPIPUTE and SINGLE RUN 
modes can be control led by s igna l s  on the d i g i t a l  patchbay. 
(1) each in tegra tor  o r  track-hold capaci tor  
Motorola Emitter Coupled Logic (MECL), an extremely f a s t  current-  
Extreme- mode logic  family is used throughout the LOCUST d i g i t a l  system. 
l y  f a s t  logic  ( f a s t e r  than 5 MHz) is not as such necessary f o r  the 
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d i g i t a l  cont ro l  logic,  but the  balanced-current nature of current-mde 
logic  and the l o w  logic  l eve l  swing (0.8 V nominal) are necessary t o  
minimize d i g i t a l  noise in the  analog system, where i t  might cause f a l s e  
i n i t i a l  conditions, incorrect  sample values and spurious analog-com- 
para tor  operation. 
A block diagram of the design of the LOCUST d i g i t a l  control  
system is presented i n  Fig. 5.2. 
master timer, an awiliarv timer and a subroutine counter. Modular 
design permits one t o  bui ld  the  master timer f i r s t  and add the other  
functions as needed. 
Control functions are divided among a 
5.1 Clock and Repetit ion-rate Select ion 
A frequency-dividing counter chain receives  4 MHa pulses from a 
crystal-control led cloek and de l ive r s  timing pulses whose frequencies 
are 4 MElz,  2 M H Z ,  1 M H z ,  500 kHz, 100 hHz, 50 kHz and 10 kHz f o r  con t ro l  
and display purposes. From these, the repe t i t ion- ra te  s e l ec to r  switch 
selects a clock pulse t r a in  ( C l )  which has exact ly  1,000 t i m e s  the de- 
s i r e d  computer r e p e t i t i o n  rate fR = ~ / T R  = 2,000, 1,000, 500, 250, LOO, 
50 and 10 computer runs per second (Fig. 5.2). A l l  subsequent analog- 
hybrid-computer timing is performed in terms of these Cl pulses (1,000 
per  computer run), whose durat ion is ca l l ed  1 mil l i run.  
the  r epe t i t i on - ra t e  s e l ec to r  t o  automatically change the  t i m e  scale of 
a l l  timing and counting operations.  
a l s o  change in tegra tor  capaci tors  through relays t o  provide completely 
automatic time scale changes; t h i s  automatic capaci tor  se lec t ion  can be 
overridden with patched log ic  connections. 
This permits 
The r e p e t i t i o n  rate se l ec to r  can 
?; 
m 
I u I- 
4 
831. 
rw 
0 
N 
rr) 
M 
.rl 
pr 
. 
0 
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- -  
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Fig. 5.3 (a) Timing and Control Signets for No 1 Repetitive Oper 
and (b) Control Signals for SCAN 1 Op 
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5.2 
The master timer (C1 counter, Fig. 5,2) fed by C 
decade decimal counter t h ~ w h e ~ l ~ s w i t c h  p 
designed t o  perform the following timing functions: 
1. It counts down by 1,000 t o  mark the start  of per iodic  COWUTE 
periods [t = 0, Fig. 5.3(a) I. 
It produces accurate timing markers a t  10 and 100 t i m e s  the 
computer r e p e t i t i o n  rate. 
Thumbwheel decade switches select counter outputs a t  t = T and 
t = ti  mi l l i runs  a f t e r  the start  of each COMPUTE period i n  s t eps  
of 1 mil l i run.  
I n  normarl r e p e t i t i v e  operation [Fig. 5.3(a) 1, the  in t eg ra to r  
2. 
3. 
cont ro l  pulse R is equal t o  log ica l  1 a t  t = 0 
thus producing per iodic  pulses  so t h a t  COMPUTE periods of length T 
a l t e r n a t e  with RESET periods of length TR - T. 
independently s e l e c t  TR (with the r e m t i t i o n  rate se l ec to r )  and T (with 
the thumbwheel decade switches). 
a timing logic  block t o  produce periodic sampling pulses  S1 and a l s o  
delayed sampling pulse SiD of length TS = T ~ / l 0  €or spec ia l  track-hold- 
p a i r  operations (Eckes and Korn, 1964). A track-hold c i r c u i t  control led 
by Sl w i l l  per iodica l ly  TRACK f o r  TS m i l l i m n s  
nd B l og ica l  0 a t  t = T 
Note tha t  one can 
The output a t  t = t l  mi l l i runs  feeds 
nd then switch in to  
a t  t t l  mil l i runs.  S ~ I )  switches TS mlllliruns later than S i  f o r  
memory p a i r  o r  memory t r i p l e t  (when used with R) operation, 
A I L  timing pulses, RESET pulses and K-HOLD cont ro l  pulses 
re ava i lab le  on the  d i g i t a l  patchbay f o r  f le  cont ro l  and timing of 
8 
s p  switches and d i g i t  operations,  
r epe t f t i ve  h ~ b r ~ d ~ c o m p  t e r  operation in t eg ra to r  
and the track-ho a c i r c u i t s  a 
of sample values X(t1) a t  the accurately set  computer time 
f e r e n t  patching connections can employ R, S 1  and s1D t o  produce very 
f l e x i b l e  memory and timing control .  
A patchable master timer-reset input allows one t o  reset 61 
and permits f i n e r  cont ro l  of the computer-run period than i s  possible  
by the  n o m 1  coarse repe t i t ion- ra te  select ion.  For instance,  one can 
use S1 t o  reset C 1  a t  tl; t h i s  w i l l  reset in tegra tors  f o r  102 mi l l i runs  
and then start  a new COMPUTE period of dura t ion  t l  mil l i runs.  
o ther  p o s s i b i l i t i e s  ex i s t .  One a l s o  patch t o  an ex terna l  clock. 
One can a l so  in t e r rup t  the C1. pulses with a digital-computer cont ro l  
signal, 
puter  runs with patched consparator logic  t o  conserve t i m e  i n  long corn- 
k n y  
It is a l s o  possible  t o  cont ro l  the length of i n d i v i d u a ~  com- 
puta tions # 
5.3 The Auxiliary Timer 
The aux i l i a ry  timer (C2 ounter) is  an 
with a thumbwhetel decade-switch prese t  output. 
t he r  three-decade counter 
The 3 2  funct ion switch 
cont ro ls  the operat ion of the  Cz counter and i t s  associated logic.  
the d i f f e r e n t  32 funct ion switch se t t ings ,  t h e  thumbwheel switch, " t2  
o r  T ~ " ,  funct ions as follows ( r e fe r  t o  Fig. 5.3): 
For 
1. & p o s i t i o n  -- The tt i l i n g  edge of S2 (TRACK to  HOLD) occurs 
t 2  ~ i l l i ~ n s  a f t e r  the  s tar t  of each COMPUTE period. 
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abetween the S 
and S2 are used t o  cont ro l  crack-hold c i r cu i t s ,  the sample 
p a i r s  X ( t l ) ,  Y ( t 1  + T ~ )  are produced, e . g .  f o r  co r re l a t ion  and 
predict ion s tudies .  
T Pos i t ion  -- The t r a i l i n g  edge of S2 now occurs 3. 
f t e r  the start of each C O ~ ~ ~  period. 22 and S ~ D  
then serve f o r  readout during the RESET period, as S1 _grid SID 
serve durinn the COMPUTE period. This is usefu l  f o r  "alter- 
nating" d i f fe renc ia1  analyzer runs using in tegra tor  groups 
control led by R and E. 
SCAN 1 pos i t ion  0-  C2 recycles a f t e r  1,000 + M mi l l i runs  where 
M is 1, 10 o r  100 mi l l i runs  selected by the scan increment 
switch. 
t 2  mi l l i runs ;  on the second run S2 occurs a t  t 2  + M mi l l i runs ;  
on the third a t  t2 + 2M mill i runs,  etc, [Pig. 5.3(b)1. - Track- 
hold c i r c u i t s  cont ro l led  by S3 and S2 
computer runs for readout i n t o  slow recorders,  p r in te rs .  o r  
d i n l t a l  computers. With the r e p e t i t i o n  rate switch set a t  100 
and M set t o  1, f o r  instance, a complete so lu t ion  scan requires  
10 seconds. 
SCAN 2 pctslltion -0 The subroutine counter (C3 counter) permits 
the scanning S2 to  s t e p  forward by M mil l i runs  only a f t e r  a 
4. 
On the  f i r s t  run, the t r a i l i n g  edge of S2 occurs a t  
5 .  
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is used for 
(correlation functions, delay errors) over samples of N computes 
n t i ~  (Fig. 5.4). 
6 .  REVERSE SCAN position -- On the first run, the trailing edge of 
S2 occurs at t2 milliruns; on the second run S2 ends at t2 - M 
millimns and continues to scan backwards in steps of PI milli~ns* 
The SCAN modes are useful for slow recording of repetitive solu- 
tions (X vs. t, of Y vs. X), but also for  automatic parameter changing 
(new values of a repetitive-analog-computer solution are used in succes- 
sive computer runs, for multiple-solution oscilloscope displays and for 
solution checks with slow computers. 
for computing convolution integrals, for backward integration (e.g., in 
boundary-value problems), for mdified-adjoint-system techniques, and 
for controlling delay-line-memory readfwrite cycles. The SCAN 2 mode 
is, as noted earlier, intended for automatic computation of statistics 
over N computer NUS. 
The REVERSE SCAN mode is useful 
5.4 Subroutine Counter 
The subroutine counter Cg (Fig. 5.21, Ls a four-decade counter 
with dual. thumbwheel switch preset outputs and is patched to count c o w  
puter runs, comparator output steps or other events. 
set counter outputs after n and N events (n N 20,000), (Pig. 5.3, 
p. 82). 
routine sequences. The repeat switch (Fig. 5.1, p. 77) permits C3 to be 
C3 produce& pre- 
This counter output R' is used to terminate and/or start sub- 
Fig. 5.4 Random Process Simulation. 
The high-speed iterative differential analyzer implements 
Monte-Carlo techniques by simulating a random-input dynamical 
or communication system 10 to 2,000 times per second. 
Digitally controlled track-hold units read out samples of 
dybamical 'variables X(t) and Y(t) at thumbwheel-switch-selected 
times tl, t2 after the start of each computer run. The statis- 
tics computer (e.g., a digital computer with AID-D/A interface 
equipment) averages functions of successive sample values to 
produce estimates of mean-square values, correlation functions, 
probabilities for nonstationary as well a5 stationary processes. 
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Fig. 5.4 Random Process Simulation 
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ecycle the e 
one can control  f a s t  f ors with R a 
le  operation), thus producing "nestedP' i t e r  
t ines.  
5.5 Startim and External Control 
Before computation, one depresses the INIT RESET button 
momenterfly o r  holds the COMPUTE button down t o  produce the following 
conditions: 
1. 
2. 
3. 
me pushbutton control-logic es tabl ishes  the i n i t i a l  reset 
-de (Br * "1") v 
The subroutine counter C3 is  reset (Re = "O'f)e 
The master timer C 1  and the auxi l iary timer C2 are reset; 
output logic  is  set t o  produce R = "0" and the correct  i n i t i a l  
values of the control  pulses S19 SID' S 2 and S2D ("0" T 
Fig. 5.3). 
It follows tha t  a11 integrators,  memory pa i r s  and other  devices 
controlled by R, R', SI, S ~ D ,  S2 and 
i n i t i a l  conditions (BESET ox T K) ready for computation. 
re now rerslet to su i tab le  
te i s  maintained u n t i l  one releases (or depresses and 
releases) the COMPUTE button. 
by a one-shot multfvibrator in the pushbutton-logic-control c 
Then SI, S ~ D ,  S2 and S ~ D  are set  to  "lB' (HOLD). 
LO2 C l  pulsea and then R and R' are set t o  "I" (COMPUTE) thus beginning 
Then a delay of LO n s  occurs (determined 
Next 61 runs through 
UTE period (Pig. 5.3). 
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The S odances a s ingle  corngut 
C1, C2 or Cgl so t h a t  one c n check the progress of iter 
s u b r ~ u t i ~ s  computer JND by computer run. 
1 control  inputs are avai able  on the d 
and perform the following functions: 
1, 
2. C 1  TMTERRLIPT 0-  permits inrerruption of C 1  pulses Into C 
3. E L RESET -- permits logic, perhaps from a d i g i t a l  
C1 RESET -- permits f i n e r  control  of the 
computer, t o  switch the computer in to  I N I T  
L COMPUTE -9 permits logic t o  start  the computer. 
5 .  EXTERP;ILIT, SINGLE RUN -- External logic  can i n i t i  
computer wn. 
These logic functions are intended mainly f o r  control  of i ter  
analog/hybrid computation by an associated d i g i t  
Chapter 6 
SPECIAL COMPUTING ELEMeNTS 
To make maximum use of the LOCUST computer system, a number of 
Noise gener- special  d i g i t a l  and hybrid computing elements are needed. 
ators,  d i g i t a l l y  controlled analog switches (D/A switches and D/A 
"noise drivers" or reference switches) multiplying digital-to-analog 
converters (MDACS), analog comparators, s h i f t  r eg i s t e r s  and modulo-2 
adders permit computer implementation of random-process studies,  sampled- 
data systems and various optimization schemes. 
analog converters interface with a small d i g i t a l  computer f o r  computation 
of s t a t i s t i c s ,  function generation and parameter adjustment. 
Multiplying digi ta l - to-  
6.1 Analoa Comparator 
The LOCUST and APE I1 analog comparators supply a d i g i t a l  output 
whose logic  levels ("1" o r  "0") depend upon the sign of an analog input 
o r  on the s ign of the sum of two analog inputs. 
d i f f e r e n t i a l  analyzer applications,  comparators are  used i n  two d i f f e r -  
ent  ways. 
computer program between computer i t e ra t ions ,  and the second requires 
the changing of the program during the computation period. The require- 
ment for speed (rise-time plus delay) i s  not cr i t ical  in the f i r s t  case, 
because the comparator is  driven by a track-hold c i r c u i t  whose output 
is  e s sen t i a l ly  constant during the voltage comparison. 
which must de tec t  s ign changes during the computation period must be 
In  modern i t e r a t i v e  
The f i r s t  mode of application involves the changing of a 
But comparators 
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extremely f a s t ,  because a t  
vol tage  change r a t e s  of up t o  2 0 n v o l t s  per second can occur i n  LOCUST. 
To remain wi th in  0.2 percent comparator-timing e r r o r  computation, f u l l -  
scale sinusoids would have t o  be held below 3 kHz f o r  100 nanosecond 
conversion delays. 
t e r a t i o n  rates of 2000 runs per second, 
The LOCUST/APE 11 comparator u t i l i z e s  the Fa i r ch i ld  pA710C 
in t eg ra t ed -c i r cu i t  comparator (Fig. 6.1). The input c i r c u i t  is  designed 
with very low impedance t o  reduce of fse t -cur ren t  e r r o r s  and is diode- 
protected t o  handle 10-V analog computing voltages.  The output c i r c u i t  
is a MECL gate, which acts 8s a buf fe r  and logic-level changer. 
patched log ic  serves  f o r  comparator l a t ch ing  (Korn and Rorn, 1964) and 
s trobing, i f  desired.  
Free 
Table 6.1 summarizes t h e  p e r f o m n c e  of the  in t eg ra t ed -c i r cu i t  
analog comparator (Conant, e t  al., 1967). 
The comparators are housed i n  analog-module cans and plugged 
d i r e c t l y  i n t o  the  rear of t he  analog patchbay. 
6.2 Diaital- to-analoa Switch and Loaic-controlled Relay 
The LOCUST digital-to-analog switches can be thought of as one- 
b i t  digital-to-analog mul t ip l ie rs ,  which are used t o  &witched analog 
va r i ab le s  OH and OFF, to the  switch between two analog va r i ab le s  (SPDT 
ac t ion)  i n  response t o  d i g i t a l  commands. 
analog-module cans and plug d i r e c t l y  i n t o  the  rear of the  patchbay. 
The switches are housed i n  
The LOCUST D/A switches are dua l - t r ans i s to r  shunt switches 
(Pig. 6.2) similar t o  those used i n  ASTRAC 11. 
are d i g i t a l l y  dr iven  i n  p a i r s  t o  implement a SPDT switch. Figure 6.3 
Two sets of switches 
92 
Table 6.1 
a log  Comparator Perfo 
Input Signal Range 
Snput Impedance 
Output Levels (complementary) 
D-C (static) Switching Accuracy 
- + 10V 
750 ohm 
M%CL l og ic  l eve l s  
adj.  t o _ +  1 mV 
A-C (dynamic) Switching Speed 
Rise- t ime 20 no 
D e  lay* 80 ns  
Hysteresis - + 10 mv 
D r i f t  of Threshold wi th  Temperature 100 pV/degC 
Jmeasured wi th  0.1 peak 500 lcHz s i n e  wave input;  delay is 
less than 40 ns  with f a s t  rise t i m e  inputs.  
add i t iona l  delay w i l l  r e s u l t  from the  time required f o r  the  input 
t o  pass through the 20 mV hys te re s i s  i n t e rva l .  
With very slow inputs, 
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ormance of t he  s 
400 ns  tu rn  OFF and 600 ns tu rn  ON. 
Logic-controlled reed r e l ay  switches (Fig. 6.4) are included i n  
each D/A switch module f o r  use i n  s e t t i n g  up i n i t i a l  conditions f o r  re- 
curs ive  computations i n  the  INITIAL RESET mode, o r  f o r  switching analog 
va r i ab le s  i n  the  "slow" mode of operation. 
6.3 Diode Bridge and Diode P a i r  
Four diode-bridges and s i x  diode-pairs are ava i l ab le  on the 
analog patchpanel f o r  use i n  types of nonlinear analog se tups  such as 
p rec i s ion  limiters and dead-space c i r c u i t s ,  maximum-value de tec tors ,  
absolute-value c i r c u i t s  etc. (Korn and ICorn, 1964). 
6.4 S h i f t  ReRister and Modulo-2 Adder 
The LOCUST log ic  patchpanel conta ins  twentywfour s h i f t  r e g i s t e r  
stages,  divided i n t o  fou r  groups of s i x  s t ages  each (Fig. 6.5). 
group has a common reset, in i t i a l - cond i t ion - se t t i ng  one-shot multivibra- 
t o r  and s h i f t  inputs.  Each s t age  output is patched t o  the  next t o  
connect any number of s tages  as a s h i f t  r e g i s t e r .  
Each 
S h i f t  r e g i s t e r s  are used i n  d i g i t a l  sequence generators, r i n g  
counters, swi t ch - t a i l  counters, pseudo-random noise generators and 
d ig i ta l -de lay  networks. 
sample-hold and the  one-shot mul t iv ibra tor  i s  o f t e n  use fu l  i n  o the r  
d i g i t a l  c i r c u i t s .  
An ind iv idua l  s tage  can be used as a d i g i t a l  
Six modulo-2 adders (exclusive-OR c i r c u i t s )  are ava i l ab le  f o r  
use i n  pseudo-random noise generator c i r c u i t s  f o r  d i g i t a l  c o r r e l a t i o n  
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and, of course, f o r  performing the exclusive-OR operation. By i n ~ ~ r ~ m  
ing the output with a gate, one has a l - b i t  d i g i t a l  comparator or  a 
l -b i  t mu1 t i p l i e r  * 
6.5 
Requirements on a noise generator f o r  analog computation are 
ra ther  s t r ingent  with respect t o  the s t a b i l i t y  of i t s  s ta t is t ics  (mean, 
mean square, and spec t ra l  density),  and these are of ten d i f f i c u l t  t o  
control.  The LOCUST binary noise generator of the type described by 
Kohne, L i t t l e  and Soudak (1965) and is an improved version of the one used 
i n  ASTRAC II (Handler, 1967). The noise generator (Figs. 6.6 and 6.7) 
provides BL clocked binary waveform whose statist ics are essen t i a l ly  in- 
dependent of the  f luctuat ions in the s ta t is t ics  of the noise source and 
the d r i f t  of the Schmitt-trigger level. The key t o  the s t a b i l i t y  l ies 
i n  the f a c t  that f l i p - f lop  FO has a probabi l i ty  of 1/2 of being e i t h e r  
a "lt8 or  a "O", regardless of input probabi l i ty  variations,  when the 
f l ip - f lop  is  sakpled per iodical ly  with a su f f i c i en t ly  large intervening 
number of state changes. One has, of course, sacr i f iced one-half of 
the spec t ra l  content of the or ig ina l  noise source because the f l ip - f lop  
divides the mean zero-crossing r a t e  by two. 
In  order t o  use a clock frequency of 1 PIMz, one requires  a low- 
qua l i ty  noise source having a f l a t  spectrum (uncorrelated noise samples) 
t o  beyond 10 MHz so as t o  ensure a su f f i c i en t  number of state changes 
between clock pulses. The noise is derived from a noise Zener diode 
biased near the breakdown knee of i t s  cha rac t e r i s t i c  curve. 
logic is implemented with MeCL integrated c i r c u i t s .  
The d i g i t a l  
00 
I LOW QUAL I TY I NOISE SOURCE 
SCHMlTf TRIGGER 
e 
+ T I  t= I I 
LEVEL SHIFTER 
PRECl SlON CLAMP 
E r 
BINARY e=* 
-E 
LOW PASS 
FILTER 
Fig. 6.6 Sampling-type B i n a r y  Random-eequence Generator 
I- 
3 
W 
cn 
0 z 
2 0  
O F  
- 
o a  
v a  
I- 
3 a z 
Y 
V 
0 
J 
V 
N 
Z - Y a 
+ 
k 
0 
U z 
Q) Q 
The autocorrelation function of such a noise source (Korn, 
1966b) is 
The power spec t r a l  density of the noise source is  then 
A t  
By f i l t e r i n g  the output of the binary noise source with an R-C 
f i l t e r  whose t i m e  constant is large compared t o  the  clock period, one 
may obtain approximately Gaussian noise, which is useful  f o r  many simu- 
l a t i o n  experiments (Korn, 1966b). 
To u t i l i z e  binary noise on the analog portion of the computer, 
one must increase the voltage swing and provide accurate output levels.  
This is accomplished by a dr iver  c i r c u i t  (Pig. 6.8) which switches be- 
tween the plus and minus 10-volt computer reference voltages under 
d i g i t a l  control.  
and mounted on the analog patchbay. 
decoupled t o  reduce voltage and current spikes i n  power supply l ines.  
The dr ivers  are housed i n  aluminum analog module cans 
A l l  power supply l i nes  are CLC 

The output conta ins  a s u ~ i ~ g  r e s i s t o r  which is pa ched t o  the s u ~ ~ n g  
junction of an  ampl i f i e r s ;  t h i s  technique p ro tec t s  the output t r ans i s -  
t o r s  from an  acc iden ta l  s h o r t  t o  ground while the  output i s  being 
patched. 
6.6 Multiplvinn W A  Converter 
An i n t e r f a c e  element between LOCUST and the  Analog/Hybrid Com- 
puter  Laboratory's PDP-9 d i g i t a l  computer w i l l  be a 12-bit multiplying 
D/A converter (O'Grady, 1968). 
network and i t s  assoc ia ted  dual-shunt switches are shown i n  Figs. 6.9 
and 6.10. A switch is connected a t  each A-B node on the  ladder network. 
The schematic diagram of t h e  D/A ladder 
The ladder network is patched t o  a LOCUST ampl i f ie r .  
The converter required both X ( t )  and - X ( t )  analog inputs  and a 
12-bit  2 ' s  complement digital-word input. The most s i g n i f i c a n t  b i t  
( s ign  b i t )  is switched a t  the  + X ( t )  input. Thus f o r  a d i g i t a l  word 
100 --- 0, the  output is  X ( t )  and f o r  011 -0 -  1, - X ( t ) .  
6.7 Analog- t o - d i a i t a l  Converters 
The fou r  LOCUST A/D conver te rs  (Fig. 6.11) are of a novel type 
u t i l i z i n g  a ramp-type voltage-to-time converter implemented wi th  LOCUST 
in tegra tor / t rack-hold  u n i t s  patched on the analog patchpanel (Goltz, 
1968). The output is an  l l - b i t  2's complement-code d i g i t a l  word. 
A conversion begins when sampling s igna ls ,  patched on t h e  d ig i -  
t a l  patchpanel, switch the  switched-integrator from RESET t o  INTEGRATE 
and a l s o  ga t e s  an 8-MHz clock i n t o  an l l - b i t  binary counter which has 
been p rese t  t o  100 -0 -  0. An output f l a g  s i g n a l s  t h e  end of a 
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conversion which t kea a t  most about 250 ps, 
version is  r e l a t ive ly  slow, t h i s  inexpensive eystem requires no multi- 
plexing and becomes very advantageous i f  many / D  channels a re  needed. 
Whi e each individu 
Dig i ta l  outputs are a t  the DEC logic  levels  (0 ,  -3 v o l t s )  f o r  
interfacing with the PDP-9 d i g i t a l  computer. 
6.8 LOCUST/PDP-9 Interface 
The LOCUST/PDP-9 analog-digital computer in te r face  hardware 
w i l l  consis t  of the following un i t s  i n  addition t o  the D/A mul t ip l ie rs  
and the A/D converters atentioned above: 
1. Sense l i nes  ( f laps)  t o  sense logic states i n  the analog computer. 
2. PDP-9 in te r rupt  l i nes  which can change the d i g i t a l  computer 
program i n  response to LOCUST logic signals.  
A j a w t r a n s f e r  control  register from the PDP-9 to set-up logic  
leve ls  i n  LOCUST f o r  control  purposes (analog program changes, 
etc.). 
Counters preset  under control  of the PDP-9 t o  a c t  a s  C1, C2, 
end C 3  counters so t ha t  LOCUST sampling times and sample s i zes  
can be controlled by the PDP-9. 
3. 
4. 
Chapter 7 
APPLICATIONS AM1 CONCLUSION 
The v e r s a t i l i t y  of a hybrid i t e r a t i v e  d i f f e r e n t i a l  analyzer 
system permits many new methods of problem solution. I n  addition, 
the extreme speed of differential-equation solut ion possible with the 
new wfdeband system i t s e l f  makes previously unpractical  computations 
(involving large numbers of computer runs) possible. 
I n  t h i s  chapter t w o  examples, Monte Carlo solut ion of a p a r t i a l  
d i f f e r e n t i a l  equation and automatic parameter optimization, are d i s -  
cussed. 
fea tures  which have resul ted from the LOCUST project .  
The chapter concludes with a summary of the improvements and 
7.1 Monte Carlo Solution of a P a r t i a l  Di f fe ren t ia l  Equation 
The observation tha t  the conditional probabili ty density func- 
t i on  of a Markov process s a t i s f i e s  a second-order e l l i p t i c  o r  parabolic 
d i f f e r e n t i a l  equation led ea r ly  Investigators t o  suggest r3 so-called 
Monte Carlo method f o r  the solut ion of such p a r t i a l  d i f f e r e n t i a l  equa- 
t ions 
I f  one generates a Markov process (random walk) by implementing 
the Langevin s tochast ic  d i f f e r e n t i a l  equations of motion 
where N(t) is white Gaussian noise with zero mean and power spec t ra l  
density 2% and G is a constant (Fig. 7.1), then the  corresponding 
109 
Pig. 7.1 A Markov Process Gener ted by Excitation of a 
First-order System w i t h  White Gaussian Noise 
d i f f e r e n t i a l  equation s a t i s f i e d  by the  condi t iona l  
func t ion  of x, and therefore  t h e  equation which is  t o  be solved by 
Monte Carla methods is  
n 
( L i t t l e ,  1965). 
For p a r t i a l  d i f f e r e n t i a l  equations wi th  spec i f i ed  boundary va lues  
(Dir ich le t ' s  problem), random walks obtained as so lu t ions  t o  the  Langevin 
equations are i n i t i a t e d  from the  poin t  Xi i n  space where the  so lu t ion  is  
desired.  I n  the  case of e l l i p t i c a l  p a r t i a l  d i f f e r e n t i a l  equations, the  
walks are continued u n t i l  the boundary is crossed; then the  given func- 
t i o n  value a t  the  boundary i a  t a l l i e d .  
d i f f e r e n t i a l  equations, t he  walks are allowed t o  continue f o r  a f ixed  
time, and then one tallies the  value of the  func t ion  a t  the  boundary 
c ross ing  poin t  i f  indeed the  boundary was crossed wi th in  t h e  time i n t e r -  
v a l  a l l o t t e d  f o r  t h e  random walk; i f  the  walk terminates before the  
boundary is crossed, one ta l l ies  the value of the  i n i t i a l  condi t ion  
func t ion  a t  that i n t e r n a l  po in t  where the walk i s  terminated, I n  both  
cases, the  sample average Over a s u i t a b l e  number of random walks w i l l  
be an  unbiased estimate of t h e  so lu t ion  a t  t h a t  point.  
suggested many years  ago has been made p r a c t i c a l  only by t he  development 
of very f a s t  analog computing elements (Handler, 1967). 
I n  t h e  case of parabol ic  p a r t i a l  
This technique 
Using the  LOCUST system, one can generate 2,000 random walks 
per second. 
these s ta t is t ics  as feedback i n  the  simulation o r  con t ro l  of l a r g e r  
So fast  i s  t h e  generation of statistics, t h a t  one may use 
systems of which the p a r t i a  
part! 
d i f f e r e n t i a l  equation so ution is  only a 
The example problem set up on LOGUST is the following (Handler, 
1967) : 
Statement of Problem: Region of Definition: 
o < x < - t - 1 0  
O < t  
U(l0,t) = 10 
U(X,O) = 0 
Desired Solution: 
U(x,t) f o r  a l l  0 < x < f 10 and f o r  t - 4, 22, 44, and 70 
seconds. 
Exact Solution: 
(2n- 1)72k [F] 2t cos 20 2 2n-1 40 J-1ln+l exp 7r U(x,t) - 10 - - 
Langevin Equation: 
5!Y = G N ( t )  G - 105 d t  
Time Scale Factor: 
T, = t/+r = 7 x lo4 where t is real t i m e  and 7 is computer t i m e  
Sweep Speed: 
0.1 volts/second 
Averaging Time Constant: 
1 second 
Since LOCUST has b inam random noise generators, i t  is more 
convenient and desirable  t o  use binary noise ra ther  than Gaussian noise 
(see Sec. 6.5). Because the input to the in tegra tor  (Pig. 7.1) is now 
binary with independent states, the integrator  output is a binomial 
process. 
t r ibuted events, the binomial d i s t r ibu t ion  approaches a n o m 1  d i s t r i -  
bution. 
number of binary noise states is required to complete each random walk 
(Handler, 1967). 
For a su f f i c i en t ly  large number of independent binary dis- 
Therefore, one must choose the integrator  gain so tha t  a large 
Since the solut ion is t o  be obtained throughout the  range of 
x, it  i s  necessary t o  sweep the s t a r t i n g  point of the random walks wer 
i ts  range of def in i t ion  and develop Monte Carlo estimates of the solu- 
t i on  in t h i s  range. 
Figure 7.2 i l l u s t r a t e s  the hybrid-computer setup f o r  the  solu- 
t i o n  of the example problem. The output of the integrator  is  the random 
walk signal.  The absolute value c i r c u i t  and the comparator comprise 
the boundary conditions. 
(detected by the  comparator), F2 is SET thus se t t i ng  up P3 so t ha t  the  
crossing is t a l l i e d  and averaged (in the f i l t e r )  during the next random 
walk. If the boundary is not crossed i n  the required time T (set by 
thumbwheel switches), the random walk is terminated (by ? through G l  
When t h a t  voltage crosses the boundary voltage 
4 
-0 
11s 
and Pl), and the initial function at that point (in this case zero; F2 
is not SET) is tallied. At the end of the computer run, the integrator 
is RESET to Xi. F1 and F2 are RESET and another random walk begins. 
Xi is scanned slowly enough throughout its range (0, +LO) 
that several thousand random walks are taken and averaged in a short 
interval, thus producing only small errors due to the scanning process. 
The solutions are plotted in Fig. 7.3. A complete solution 
(one scan of x) requires about 100 seconds. 
7.2 Parameter Optimization 
Another important and interesting application of a high-speed 
iterative differential analyzer is automatic parameter optimization. 
The following problem is an example of an APE 11 experiment (Korn, 1967). 
Given a system 
with y ( 0 )  0, 
dt 
determine the unknown parameter Q = i ( 0 )  so that y(T) = yT . 
This is to be accomplished by the steepest descent technique by 
minimizing the functional 
F(a) is minimized by finding the Q which causes aF(QI)/aCJ to go to zero. 
If QI is the output of an integrator (Fig. 7.4) its input must be driven 
such that 
K > 0. 
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cd w i l l  move so as to  decrease P along a l i n e  of s teepest  descent 
(gradient l ine) .  F w i l l  decrease u n t i l  e i t h e r  a minimum of P on a 
boundary of admissible values for cd is reached o r  u n t i l  i t  reaches an 
i n t e r i o r  minimum with 
Now 
which y ie lds  the equation t o  be implemented f o r  s teepest  descent optimi- 
zat ion (Korn and Korn, 1964). Note that ( s i n  cdE)u, can be replaced by a 
constant whose s ign changes with T. 
constant; giving it a permanent value of 2 1 does not a f f ec t  the optimum 
value of (Y since ?E'/& goes t o  zero a t  the optimum value. 
( s i n  m)/o is only a multiplying 
7.3 Conclusions 
The development of the LOCUST system has produced a low-cost 
very f a s t  i t e r a t i v e  d i f f e r e n t i a l  analyzer of modest accuracy c 
implementing many sophisticated computational techniques nat p rac t i ca l  
on the b e t t e r  known "slow" machines. 
The LOCUST system incorporates new features  and considerable 
improvements on i ts  predecessor ASTRAC 11: (1) integrated c i r cu i t s  have 
grea t ly  reduced the cost, interconnecting wiring between d i g i t a l  c i r c u i t s  
and d i g i t a l  noise coupled in to  the analog system, (2) a simple technique 
f o r  mounting printed c i r c u i t  cards and shielded components on low cost 
patchbays w a s  developed, (3) a new simple technique f o r  shielding low 
cos t  unshielded patchbays w a s  developed, (4) c i r c u i t  improvements i n  
bandwidth and switc~ing speed, vo tage and curren drift and offsets 
have been made through the use of newer high speed transistors, field 
effect transistors and heated substrate differential amplifiers, 
(5) improved system design has produced new operating co 
(no analog bottle plugs, automatic solution scanning, logic control 
of time scaling). The APE 11 system served as a testing ground for 
many of the techniques used in the LOCUST system. 
Two example problems were discussed which demonstrated the 
versatility and usefulness of the LOCUST system for high speed 
iterative computation. 
Appendix 
LOCUST ~ N S T R U C T I O ~  
LOCUST, an a l l - so l id-s ta te  i t e r a t i v e  d i f f e r e n t i  1 analyzer mak- 
ing maximum use of integrated c i r cu i t s ,  employs ,+ 10-V, 30-mB amplifiers 
with 30 MHz unity-gain bandwidth and can operate a t  i t e r a t i o n  rates as 
high as 2,000 analog computer runs per second a s  w e l l  a s  i n  real time. 
Computing elements are plugged d i r ec t ly  in to  the rear of a modified in- 
expensive patehbay which has removable patchboards. 
patchbay arrangement is uncluttered because the LOCUST system requires 
v i r t u a l l y  no bottle-plug control  of amplifier operation. Subroutines 
can be automatically controlled by a f l ex ib l e  d i g i t a l  control  un i t  as 
w e l l  as by patched d i g i t a l  logic  or by an associated d i g i t a l  computer. 
Low-level current-mode integrated-circui t  logic has v i r tua l ly  eliminat- 
ed d i g i t a l  noise coupling i n t o  the amlog  portion of the computer. 
The novel analog 
I. COMPUTER CONTROL 
Mode Control Panel 
The mode control  panel (Fig. A . l )  bears l ighted push-button 
mode switches color-coded f o r  easy ident i f icat ion.  
is designed so t ha t  the control  buttons may be safe ly  depressed i n  any 
sequence without damage to  the computer (Fig. A.2). 
POWER OFF (greed 
The control  logic  
When the  POWER OFF button is illuminated, power i s  only supplied 
t o  the power-off-button l i gh t ;  t h i s  gives posi t ive ind 
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ter can be s w i  
ny o ther  computer mode. 
O~/PATCH (red) 
I n  the  ON/PATCHmode, amc power is supplied t o  the  ana 
supplies,  d i g i t a l  equipment, DVM, scope, fans, and the  ex te rna l  
o u t l e t s  bu t  not t o  the  analog computing elements o r  patchbay 
- + 10-V terminals. 
d i r e c t l y  from any o the r  computer mode. 
patched i n  t h i s  mode o r  i n  the  POWER OFF mode. 
Switching t o  t h i s  mode can be accomplished 
The computer must be 
POTSET (blue) 
The d i g i t a l  voltmeter (DVMn) i s  connected to the  potentiometer 
readout bus. 
mode, t he  analog computing elements are supplied 2 15-V power. 
Coef f ic ien t  potentiometers are set i n  t h i s  mode. Amplifier over- 
load l i g h t s  are * enabled i n  t h i s  mode. 
mode can be accomplished d i r e c t l y  from a l l  o the r  modes except 
POWER OFT. 
In addi t ion  to  those u n i t s  powered i n  the ON/PATCH 
Switching to  t h i s  
INITIAL RESET (white) 
The DVM is connected t o  the analog patchbay DVM poin t  (VM), and 
dl computer u n i t s  receive power, including the  ,+ 10-V reference  
vol tage  po in t s  on the  patchbay. 
are enabled i n  t h i s  mode; to reset them, depress the  INITIAL 
The ampl i f ie r  overload l i g h t s  
aESET but ton  f o r  about one-half second or, switch t o  POTSET. 
Switching to  INITIAL ReSET can be accomplished d i r e c t l y  from 
a l l  o t h e r  modes except POWER OFF. The computer a l s o  may be put 
24 
i n  I N  
d i g i t a l  patchpanel (Fig. A.15, p. 148). Tbe logic state of the 
computer control  s ignals  i n  INIT 
ogical "1" apgl ed to EXT, IR on the 
RESET are shown i n  F 
COMPUTE (red) 
To start  i t e r a t i v e  computation depress and release the C O W  
button when the computer is i n  the  NIT^^ RESET, COMPUTE or 
SINGLE RUN modes, or apply a l eg ica l  "19q t o  EXT. CP on the 
d i g i t a l  patchpanel. 
t h i s  mode; t o  reset them, depress the COMPUTE button f o r  about 
one-half second or switch t o  INITIAL RESET o r  POTSET. 
l i f i e r  overload l i gh t s  are enabled i n  
SINGLE RUN (yellow) 
To operate the d i g i t a l  control module through one cycle of the 
computer reset pulse R, push the SINGLE RUN button o r  apply a 
posi t ive logic t r ans i t i on  (dynamic "1") t o  the EXT. SR point on 
the d i g i t a l  patchbay. 
pressed an addi t ional  run occurs. 
only from INITIAL RESET. 
Each t i m e  the SINGLE RUN button is de- 
One can switch to  SINGLE RUN 
Power Panel  
The power panel contains pushbutton switches which connect the 
DVM to  the ,+ 15-V and ,+ 1 0 - V  power supplies f o r  readout i n  the POTSET 
mode. 
difference between the plus and minus 15-V and plus and minus 10-V 
supplies. 
should not be adlusted by the operator. 
BALANCE meters are provided f o r  balancing and monitoring the 
Th e power suswlies are set Periodically by a technician and 
IO2 PULSES 
I 
3 MS DELAY 
COMPUTE 1 RESET I ,
I I 
1 
- - -  - N COMPUTER RUNS -I 
*- n COMPUTER RUNS 
-- 
 INITIAL RESET 
Fig. A . 3  (a) Timing ctnd Control Signals for Normal Repetitive 
Operation and (b)-Contrbl Signals for SCAN 1 Operation 
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o r  a summing 
COMPUTE o r  SINGLE RUN modes) exceeds the 
a latching c i r c u i t  is  triggered; t h i s  turns  on an overload l i gh t  located 
above the analog patchpanel, and a logic "1" appears on the d i g i t a l  
patchpanel terminal OL ( in  the COMPUTE and SINGLE RUN modes). 
the overload l igh ts ,  depress the ZNXTZAL RESET o r  COMPUTE buttons f o r  
about one-half second. PATCH and POTSET also reset the overload l igh ts .  
To reset 
Integrator/track-hold computing elements and the four uncomrmitted 
sumoning amplif iers  have high speed l i m i t e r  c i r c u i t s  l imit ing the output 
t o  about f 10.5 volts. These are required i n  applications where quick 
recovery from overload is necessary, such as i n  A/D converter operation. 
Digi ta l  Control Module 
The Dig i ta l  Control Module (Fig. A . 4 )  produces the control  sig- 
nals for r epe t i t i ve  c ter operation. . The module comprises the clock- 
pulse generator, ster timer, auxi l ia ry  timer and the subroutine 
counter (Fig. A.5) .  
The d i g i t a l  logic is Motorola Emitter-coupled Logic (MECL). A 
log ica l  'W corresponds t o  approximately -1.55 vol ts ,  and a logical  'ql'e 
t e l y  -0.75 vol t s .  These leve ls  may be s l i g h t l y  d i f f e ren t  
The d-c fanout of a MECL output is 25 un i t  loads (a gate i n  LOCUST. 
input is one un i t  load, a f l i p - f lop  dynamic input is  1.5 un i t  loads). 
There should be no d-c loading problems on the d i g i t a l  patchpanel. 
driving several  dynamic (a-c) inputs, i t  
When 
y be necessary t o  se 
COMMON 
0 
RESET 
M 6  M5 M 4  M 3  M 2  MI 
0 0 0 0 0 0 0 0 0 0 0 0  
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Fig. A.5 Simplified Block Diagram of LOCUST Digit 1 Control Timers 
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oad by using gates s d r i v e ~ s  t o  reserve the fast  ise- t i m e  needed 
f o r  proper operation. 
Clock Pulse Generator . The generator (Pig. A.5) starts with a 4 EpIz 
c r y s t a l  clock and counts down t o  obtain timing pulses of 4 &Biz, 2 MHz 
and 1 MHz (available on the d i g i t a l  patchbay; Fig. A.16, p. 150) 500 k H t ,  
250 kHz, 100 kHz, 50 W z  and 10 kHz. The r epe t i t i on  rate se lec tor  
- switch selects the desired clock rate, which is 1,000 times the computer 
r epe t i t i on  rate (2,000, 1,000, 500, 250, 100, 50 and 10 computer runs 
per second) o r  selects an external clock input (EXT.Cl on the d i g i t a l  
patch panel; Fig, A. 15, p. 148). A l l  f u r the r  timing is performed in 
terms of these pulses (1,000 per computer run) whose duration is called 
1 mil l i run = (T~/1,000) seconds, 
Master Timer . The master timer (C1  counter) is a three-decade dual- 
preset  decimal counter designed t o  perform the following timing 
functions : 
1. 
2. 
3. 
It counts down by 1,000 t o  mark the start  of periodic COMPUTE 
periods [Fig. A.3(a) 1. 
It produces ttming markers a t  10 times ( lOR) ,  100 times (100R) 
and 1,000 times (1,00OR, the C l  pulse rate) the computer 
r epe t i t i on  rate. 
Thumbwheel decade switches allow the operator t o  select the 
event times t = T and t = T1 mil l i runs after the start of each 
COMPUTE period with a resolut ion of 1 millirun [Pig. A.3(a)]. 
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re 
mil l i runs alternate with RESE periods of length (1,000 - T) milliruns.  
The thumbwheel switch TI feeds a timing-logic block t o  produce periodic 
sample-hold control  pulses S1 and delayed pulses SlD of length T ~ / 1 0  
seconds = 100 mill iruns.  A track-hold c i r c u i t  controlled by SI w i l l  
per iodical ly  T 
runs. 
for 100 mil l i runs and switch in to  HOW a t  t i  m i l l i -  
SID occurs 100 mil l i runs later than 31 [Fig. A.3(a)]. 
A logical  "1' applied t o  terminal EXT.R on the d i g i t a l  patch- 
panel (Pig. A.15, p. 148) resets the C 1  (and C2) counter and t r iggers  a 
fixed RESET period of 102 mil l i runs;  the T thumbwheel switch controls  
the COMPUTE period length. 
Auxiliarv Timer - The auxi l ia ry  timer (Cp counter) is B three-decade 
single-preset decimal counter. 
operation of the  C2 counter and its associated logic. 
function switch settings the thumbwheel switch "T2 o r  TD" functions as 
follows : 
The S2 function switch controls  the 
For the S2 - 
1. T2 posi t ion - The t r a i l i n g  edge of S2 (TRACK t o  HOLD) occurs a t  
t2  mil l i runs after the start of the COMEVTE period. 
TD posi t ion - The t r a i l i n g  edge of $2 occurs a t  t1 -b TD m i l l i -  
runs after the start of the COMPUTE period. Note tha t  i n  t h i s  
posi t ion the 'IT2 o r  TD" thumbwheel switch sets the in te rva l  
between the S1 and the S2 pulses. 
T posi t ion - The t r a i l i n g  edge of S2 occurs a t  T + t 2  mil l i runs 
a f t e r  the start of the  COMPUTE period. 
2. 
3. 
S2 and S233 then serve 
f o r  readout during the 
the COMPUTE period. 
s SI and S1D serve d 
4. SCAN 1 posi t ion . On the f i r s t  run the t r a t l i n g  edge of S2 
occurs a t  t 2  mil l i runs;  on the second i t  occurs a t  t 2  + M 
mil l i runs (M is &elected by the Scan increment switch); on the 
third,  a t  t 2  + 2M milliruns, e tc .  [Pig. A.a(b)]. Track-hold 
c i r c u i t s  controlled by S2 and SzD w i l l  then "scan" periodic 
repetitive-computer solutions once every 1,00O/M computer runs 
f o r  readout i n to  slow recorders. With the repe t i t ion  rate 
selector set a t  100 and M set a t  1, f o r  instance, a complete 
solut ion scan requires 10 seconds. 
5 .  SCAN 2 posit ion - The auxiliary timer (C3 counter) permits the 
scanning pulse to s tep  forward by pi milliruns only a f t e r  a pre- 
set n u d e r  N of events (usually computer runs). Note tha t  n 
must be set a t  a smaller number than N on the subroutine counter 
thumbwheel switches. 
6.  REVERSE SCAN posit ion - On the f i r s t  run, after the START button 
is pushed, the t r a i l i n g  edge of S2 occurs a t  t 2  mill iruns;  on 
the second run, it occurs a t  t 2  - M milliruns and continues t o  
scan backwards i n  s teps  of M mill iruns.  
Scan Increment Selector - This switch selects the @can increment 1, 10 
o r  100 milliruns.  I n  SCAN 1 and REV. SCAN the scan rate is  M mill i runs 
per run. In  SCAN 2 the scan rate is M mil l i runs per N rung. 
- The s 
computer which counts computer ru  y a l so  be patched as a f r e e  
counter. C 3  produces R* a d i g i t a l  signal whose state depends on the n 
and N thumbwheel switch se t t i ngs  [Fig. A.3(a)]. 
INITIAL RESET noode or m y  be reset by a p p l y i q  a logica l  "1" to R3 on 
the d i g i t a l  patchpanel (Fig. A.16, p. 1M). 
C3 is reset in  the 
To use C 3  as an uncommitted counter, apply a logica l  "1" to  63 
is conveniently avai lable  t o  the r igh t  of 63) and apply the input (a 
s igna l  ("0" to "1" t r ans i t i ons )  to  T3. R' w i l l  always be set t o  "1" 
a t  the beginning of the first computer run no matter how it is used. In  
the uncomit ted mode, one must not have an input pulse occur within 150 
ns after the beginning of the f i r s t  computer run. I f  one does, the pulse 
will not be counted. 
The "END" l i g h t  turns on when R' is "0" (i.e., a t  the & of 
the subroutine COMPUTE period, n). For proper Operation be sure to  
set 111 t o  a grea ter  d e r  than n. 
11. COPPYTER PATCHING 
- F i w r e  A.6(a) i l luls t ra tea  the analog 
and d i g i t a l  patch-f i e lds  associated with an integrator /  track-hold 
computing element. No patching connections are necessary on the analog 
1 t o  implement in tegr  tor ,  track-hold o r  summing amplifier 
operation. Dig i ta l  patching for the above modes is  i l l u s t r a t e d  i n  
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e d  
hole of the  patching f i e l d  
ava i l ab le  i n  each f i e l d ,  so t h a t  a b o t t l e  plug may be used. Other s ig-  
nals requ i r e  a patchcord. Note that th ree  b o t t l e  plug connections 
necessary f o r  opera t ion  as a summing amplifier.  
Se lec t ion  of in tegra tor f t rack-hold  feedb ck networks is performed 
i n  the  pa t ch f i e ld  assoc ia ted  wi th  each in tegra tor l t rack-hold  computing 
element. Se lec t ion  holes are labeled 1, .1 and .01 f o r  1, 0, l  and 0.01 
Crp capac i tors .  By patching a log ica l  '*l" t o  one of these  terminals t he  
corresponding capac i to r  is placed i n  the  feedback network of t h e  associ-  
a t e d  amplifier. 
of a b o t t l e  plug. 
Logical "l"'s are conveniently located t o  permit t h e  use 
When a 0.1 or 1 Crp capac i to r  is patched, the  "slow'' 
summing network (Fig. A,7) is connected to permit Slow (real t i m e )  in te -  
gra t ion .  Calculate the  in t eg ra to r  ga in  by r e f e r r i n g  t o  Fig. A . 7 .  
I f  no capac i to r  is se l ec t ed  by patching on t h e  d i g i t a l  patch- 
panel, the capac i to r s  are se l ec t ed  by the r e p e t i t i o n  rate s e l e c t o r  as 
follows: 
0.01 Cazp f o r  2K, la and 500 runs per second 
0.1 WE' f o r  250, 100 and 50 runs per second 
1.0 Clp f o r  10 and EXT. runs p e r  second. 
The integratorftrack-hold c i r c u i t  i s  i n  COMPUTE (HOLD) when i ts  
con t ro l  input is "1'$ and i n  WSET (TRACK) when it is ''08'e The c i r c u i t  
is unstable i n  TRACK when patched as a summing ampl i f ie r  and so cannot 
be used as a switched m p l i f i e r .  
have l imiters and overload l i g h t s .  
11 integrator/track-hold c i r c u i t s  
RESET/ TRACK 
INPUTS 
5 K  2.5 K 2.5 k 
-  
2 LOGIC- CONTROLLED 
RELAYS 
INPUTS 
OPERATIONAL 
AMP LIFER 
I' FAST" INTEGRATOR 
INPUTS 
Pig.  A. 7 LOCUST rntegrarQrlTtack-hold Circuit; lichenmtic Diagram 
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committed (no feedback r e s i s to r )  amplifiers with patch f i e l d s  ident ic  
t o  the lower go on of an integratorltrack-hold element (Pig. A , 8 ) .  
1 i € iers have l imi te rs  nd overload l igh ts .  
. 
- Eight 2-inpuC dual-amplif ier mdule8 [Fig. 
A.9(a)] tare provided f o r  phase inverting and limited s ing amplif ier  
applications.  
ence and f o r  s igna l  ground, 
with the plug-in diode function generator. 
The patch f i e l d  also has terminations f o r  ,C 10-V refer-  
A 2-input dual amplifier module is used 
63e un i t s  have no overload 
l igh t8  
PhacPe Inverters - Six unity-gain phase-inverters [Fig. A.9(b)] are  
provided for high speed phase inversion application$. 
l i g h t s  are provided. 
No overlo 
- A/D converter patching is i l l u s t r a t e d  i n  
Fig, A. 10. The A/D converters require an integrator/track-hold element 
0.01 EJ1" capacitor f o r  operation and two d i g i t a l  control  signal8 
from the d i g i t a l  patchpanel as shown, 
The analog input fs patched to a TRACK input. Thus, the A/D 
converter performs i ts  own sampling operation a t  the time the  d i g i t a l  
control  s igna l  goes to "1". The converter take8 about 250 ps to  con- 
vert and then presents an eleven-bit 2's complement code along with a 
f l a g  s ignal  t o  indicate  tha t  conversion is f inished a t  i t s  output. 
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Fig. A.10 AID Converter Patching 
ted t o  80 with i n t e g ~  
track-hold elements 11, 12, 14 and 15 respectively and use the top 
input . 
Analoa Multiplier-Divider4 - Patchfields f o r  six high-speed four-quadrant 
mult ipl ier /divider  elements [Pig. A.ll(a,b)f are located a t  the top of 
the analog patchpanel. 
ed and need no external  amplifiers. 
from a low impedance amplifier output. 
The mult ipl ier /divider  elements are self-contain- 
These elements must be driven only 
Sine-Function Generator - Two sine-function generators are located i n  the 
upper r igh t  and l e f t  hand corners of the analog patchpanel. A sine-func- 
t i on  generator is patched as shown in Fig, A . l l ( c )  with the a id  of o 
swrming amplifier with no feedback r e s i s t o r  (amplifiers 3, 8, 13 and 18). 
N i n e  vo l t s  input corresponds t o  90 degrees o r  7T/2 radians. 
can be generated using the sine-function generator. 
nine vo l t s  t o  one input and l e t  the var iable  input represent a minus 
input angle. 
The cosine 
Apply a constant 
Dinital-to-Analon Multipliers - The LOCUST D/A mult ipl iers  are patched 
as i l l u s t r a t e d  i n  Fig. A.ll(d). 
amplifier which has no feedback r e s i s t o r  (amplifiers 3, 8, 13 and 18). 
The D/A mult ip l ie r  accepts a 12-bit 2'61 complement d i g i t a l  code as one 
input var iable  and an analog var iable  a s  the other input. 
both X and -X are needed. 
A D/A mult ipl ier  u t i l i z e s  a summing 
Note tha t  
/GREEN 
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a. og c o ~ ~ a r a t o K  i. a t  
the lower r igh t  and l e f t  hand corners of the analog patchpanel. 
inputs may be summed, yielding a comparison when the input sum Ls zero. 
Complementary MECL-level outputs appear on the d i g i t a l  patchbay [Fig. 
A. 12(a) 1, The upper output (red) represents the "inverted" output with 
respect t o  the analog input; hence, the minus signs on the comparator 
inputs. In  some circumstances the comparator output rise-time msry not 
be f a s t  enough t o  t r igger  a J-K f l ip-f lop.  
"buffered" by connecting its outputs t o  the s and r inputs of a J-K f l i p -  
Two 
In  t h i s  case it may be 
flop. 
DfA Electronic Switches - Figure A.12(b) i l l u s t r a t e s  two D f A  e lec t ronic  
switch configurations. S l  (a lso 53) i s  comprised of t w o  switches, one 
normally OFF, one normally ON, both controlled by the same d i g i t a l  input 
f o r  operation as a SPDT switch. 
10 kn feedback r e s i s t o r  €or unity-gain operation. 
normally OFF e lec t ronic  switches. 
patchpanel labeled DfAL, D/A2,  D / A 3  and D/A4 fo r  S1, S2, S3 and S4 
respectively. 
The associated amplifier must have a 
52 and 54 are s ingle  
Control inputs appear on the d i g i t a l  
A logical  "1" turns a nonnally OFF switch ON. 
D/A Relav Switch - Switches Kl-K4 [Fig. A.l2(c)] are reed relays con- 
t ro l l ed  by d i g i t a l  logic  signals from the d i g i t a l  patchbay, 
operate i n  less than 5 m s  and are used f o r  "slow" computation and for 
i n i t i a l  condition setup i n  INITIAL RESET. 
The re1 
A logical  "1" closes  a nor- 
l l y  open re lay  contact. 
labeled K1, K2, K 3  and K4. 
Digi ta l  inputs are on the d i g i t a l  patchpanel 
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r diode bridges are a v a i l a ~ ~ e  fo 
i n  nonlinear computer c i rcui ts .  
corner of the analog patchpanel. 
These are avai lable  a t  the lower r i g h t  
Coefficient Potentiometers - Figure A.12(d) indicates  the patching con- 
nections f o r  coef f ic ien t  potentiometers. 
t o  a potentiometer with the computer i n  the POTSET mode connects the  
4-10-V reference voltage to the potentiometer H I  input and the ARM t o  the 
Pressing the button adjacent 
d i g i t a l  voltmeter so that the potentiometer can be set while loaded 
using the d i g i t a l  voltmeter. Note t h a t  two potentiometers (12, 24) 
located a t  bottom-center on the analog patchpanel have t h e i r  LO terminals 
available.  Potentiometers are fused with 1/32 amp fuses  on the H I  side. 
Caution. Do not press more than one potentiometer button a t  a t ime .  
Potentiometer fuses have about 40 ohms resistance.  Therefore, 
even i f  the potentiometer is set a l l  the way a t  the HI end, the coeffic- 
i en t  w i l l  be about 0.98 with no load connected t o  the ARM. 
Noise Drivers (reference 
are located i n  the lower row of the analog patchpanel [Fig. A.l3(a) 1 
with corresponding d i g i t a l  inputs located conveniently next to the sampl- 
ing-type noise generators on the d i g i t a l  patchbay. 
vides accurate, switched ,+ 10-V levels  to an in te rna l  10 kn r e s i s to r .  
The dr iver  output is  patched t o  the summing junction G of an amplifier 
(usually an integrator) .  
switches) - Four noise dr iver  outputs D1-D4 
A noise-driver pro- 
Free Diodes - Six s i l i c o n  diode-pairs [Fig. A.l3(b)] are avai lable  on 
the analog patchpanel f o r  use i n  nonlinear networks. Amplifiers 3, 8, 
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DIG1 TAL PATCH FI ELD 
+IO 
TO "G" OF AN 
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P i g .  A.13 ( ) Noise Drive Patching 
(b) Free Diode Patching 
t ed  ~ e e d ~ a c k  res s t o r s  i n  order that  
used f o r  s e t t i ng  up these networks. 
. The diode function generators con- 
sist of a plug-in module which covers the patching area of a 2-input 
dual-ampltfier computing element t o  provide posi t ive and negative slopes. 
Six breakpoints are fixed a t 2  1, f 3, and 2 5.5 vol ts .  
a d-c adjustment (parallax) are set by mans  of e ight  screwdriver ad jus t  
potentiometers located on the top s ide of the module. 
put are on the f ron t  of the module. 
module in to  the patchbay incorrectly.  
The slopes and 
The input and out- 
It is not possible to plug the 
Dipital Clock Patchfield - The digi ta l -c lock patchfield is i l l u s t r a t e d  
i n  Fig. A.14 and A.15 along with an explanation of each input and output. 
For more d e t a i l s  of the operation oE the d i g i t a l  timer c i rcu i t s ,  see 
Par t  I of t h i s  instruct ion manual. 
Shi f t  ReaisCers and Modulo-2 Adders - The LOCUST d i g i t a l  patchpanel con- 
t a ins  four  groups of sh i f t - reg is te rs  f o r  pa t te rn  generation, naemory, 
delay, pseudo-noise generation and counting. Each group (Pig. A.16) of 
six stages has common reset r and shift-command SH inputs, 
r eg i s t e r  column a l s o  contains a modulo-2 adder f o r  use with the s h i f t  
r eg i s t e r s  i n  generating p8eudo-random noise. 
performing the exclusive-OR function 
Each s h i f t  
They a l s o  can be used f o r  
P = A * E  +A = B 
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Pig. A.15 External Control and Subroutine Counter Patchfields 
h the a id  of a ing gate, the to r  
function 
The s h i f t  r eg i s t e r s  are operated i n  the fo~lowing  manner. 
s tage is patched to the next as shown (Fig. A.16) f o r  as many stages as 
are needed. 
connector. 
pulse t r a i n  t o  SH. The SET inputs t o  the stages which are t o  be set t o  
a "1" a t  time t = 0 are bottle-plugged to  s as shown. When the COMPUTE 
button is depressed and released, RI goes to  "0" and a posi t ive pulse 
250 ns wide is applied t o  the patched SET inputs s; a s h i f t  comnand 
applied during t h i s  t i m e  w i l l  be ignored. 
ready f o r  operation and w i l l  s h i f t  on a negative-aoing t r ans i t i on  (dy- 
namic "0%') of the  shift-command input signal.  
Outputs are avai lable  with the use of a multiple-junction 
A RESET signal  is applied t o  r (usually RI) and a SHIFT 
The s h i f t  r eg i s t e r  is now 
A pseudo-random noise generator is set up as i l l u s t r a t e d  i n  
Fig, A.17. Feedback connections using one-tnodulo-2 adder are tabulated 
i n  Table A.1. 
The delayed set pulse (fixed duration, 250 ns) can a l so  be used 
as a one-shot multfvibrator i n  other logic  schemes, 
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-INPUT TO STAGE 19 
-2500s DELAYED SET PULSE n OUTPUT 
CONTROLLED BY r INPUT BELOW 
- S E T  INPUT TO STAGE 19 
-OUTPUT OF STAGE 19 
- MODULO- 2 ADDER (EXCLUSIVE - OR) I NPUTS /
MODULO-2 ADDER OUTPUT 
f- COMMON RESET RESET = " I "  - SHIFT COMMAND INPUT SHIFT ON f_ 
Fig. A.16 Shift Register and Modulo-2 Adder Patchfields 
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ora Noise Generator Feedback Connections 
Number of Shift Stages Modulo-2 Feedback from Stages 
3 
4 
5 
6 
7 
9 
10 
11 
15 
18 
20 
21 
22 
23 
1Y3 
1 Y 4  
2 9 5  
1Y6 
I or 3,7 
4Y9 
3,lO 
2 , l l  
1 or 4, or 7,15 
7,18 
3,ZO 
2,21 
1,22 
5 or 9,23 
J-M Flip-Plops - Figure A.18(b) i l l u s t r a t e s  patching connections for t h e  
LOCUST J-K cype f l i p - f lop ,  
is l i s t e d  i n  Table A.2. 
t he  
The complete t r u t h  t a b l e  f o r  the  f l i p - f l o p  
inputs  reEer to l og ic  levels 
- 
J, and 
and & inputs  r e f e r  to  dynamic logic swings, E i the r  5 input 
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.I_ 
and E input )  or &, (Es or 
f l i p - f l o p  is not a t r u e  J-K f l i p - f l o p  because its i 
c e n t  of those of the smndard J-K f l i p - f lop .  This r a t h e r  eo 
t r u t h  t a b l e  can be reduced t o  simpler ones because the  f l i p - f l o p  is 
usual ly  used i n  three d i f f e r e n t  ways. 
Table A.2 
LOCUST Fl ip- f lop  Truth Table 
0 
0 
0 
0 
0 
0 
0 
0 
1 
1 
1 
1 
1 
0 
0 
0 
0 
1 
1 
1 
z 
0 
0 
0 
0 
1 
0 
0 
1 
1 
0 
0 
1 
1 
0 
0 
1 
1 
8" 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
0 
1 
b 
0" 
0 
1 - 
Qn 
Qn 
Q" 
1 
1 
Qn 
0 
Qn 
0 
Qn 
%on' t care. 
J i-? INPUTS 
- D C  R E S E T  INPUT 
- D C  S E T  INPUT 
- Q ,  TRUE OUTPUT 
- - Q ,  F A L S E  OUTPUT 
- 
( a )  
- O R  OUTPUT Y = A + B + C  
-NOR OUTPUT Y = A + B + C  = A B C  
- - -  c 
INPUTS 
O R  OUTPUT Y = A + B + C + D  
NOR OUTPUT y =  A + B + C + D  - - - -  = A B C D  
F i g .  A.18 (ai) Y-K F l i p - f l o p  P a t c h f i e l d  
te Yiatchf ield 
(c) 4-input Gate P a t c h f i e l d  
1. 
2. 
3. 
"1" applied to  the f l ip - f lop  "doc set" input (white s) produces 
the output Q = "1" , no matter what levels or  pulses are applied 
t o  the 7 and inputs (overriding d-c set). 
A "l'* applied t o  
duces the output 
applied t o  the 7 
A "1" applied to  
state and should 
D-c set and reset inputs 
the f l ip - f lop  "d-c reset" input (wh i t e  r) pro- 
Q p1 lt()l' , no matter what levels  or pulses are 
and inputs (overriding d-c reset). 
both r and Q simultaneously is an undefined 
not be allowed. 
are used to  e s t ab l i sh  i n i t i a l  states, t o  "am" 
logic  circuits, and t o  inh ib i t  t h e i r  operation when desired. 
Toanle Operation [Pia. A.19(b)l - A simultaneous dynamic "1" on the 3, 
and i d  r e s u l t s  i n  Q (toggle operation, binary counting). n+l = z n  
- - - 
Clocked Operation [Fig. A.19(c)f - 3, and Ks are level inputs* 
applied t o  both ?d and ICd inputs. 
are allowed only when z d  = * t l "  f o r  operation i n  agreement with the t r u t h  
cd is 
Changes i n  the levels of ys and 
table.  
Output-state changes ( i f  any) take place 
''1" is applied t o  The n th  such pulse may be 
pulse which "tests" the then ex is t ing  leve ls  Js, 
a new output leve l  Q"+' as a logical  function of 
--n 
tm Q*' ?Qn S + JsQ 
only when a dynamic 
regarded as a 
n Ks and Qn and 
these levels : 
sampling 
produces 
The output Qn41 is maintained u n t i l  a new ?d pulse produces & new sample 
( d i g i t a l  s torage) ,  
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D - C  SET-RESET OPERATION 
S R Qn+l 
0 0 0" 
0 I 0 
I 0 I 
I I ? 
TOGGLE OPERATION 
0 "+I 
- 
'd 
0 Q" 
I 0" 
CLOCKED J- K OPERATION 
- - - Q n +  I 
Js K s  'd 
8 0 0 0 "  
0 0 I 6" 
0 I I I 
I 0 I 0 
I I I Q" 
0 = DON'T CARE 
Fig .  A.19 Flip-flop Operation (a) D-C S e t  and Reset Operation 
(b) Toggle Operation ( c )  Clocked J - K  Operation 
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If the output states before and a f t e r  such a t ~ a n s i t i o n  are respective- 
l y  denoted by Qn and Qn+l, then 
1. A dynamic t'l" o n 5 d  alone r e su l t s  i n  Q ~ + '  = r 9 i s *  
n+1 won1 2. A dynamic "1" on & alone r e s u l t s  i n  Q 
no matter what the levels  of :d, & and Q were before the dynamic "l'B 
occurred ("a-c set and reset" operat ions). 
For more sophisticated applications, one can have dynamic 
- - 
o r  sampling-pulse inputs, Jd and Kd a s  follows: 
3. For Qn = 0, a dynamic "1'' applied t o  3, along produces Q ni-1 n 1 s t  
if and only i f  3, = 0 
For Qn = **11", a dynamic "'1" applied t o  Ed alone produces Q 
"0" i f  and only if zs = ''0'' 
n+l 4. 
Otherwise, dynamic "lo's applied to  only one of the dynamic inputs leave 
i 
the output state unchanged. 
GBtes - Twelve 3-input and s i x  &input ORINOR gates are avai lable  on the 
d i g i t a l  patchpanel [Fig. A. 18(b,c) 1 and perform the logic functions as 
shown. Note t h a t  t o  perform the AND functlon, one merely appl ies  the 
complements of those var iables  to  the inputs of a MOR gate. 
In-line Readout Counters - Six separate unconnnitted decimal counters 
with in-line readout are controlled a t  the d i g i t a l  patchbay [Fig. 
A.20(a)Ie The readout units are arranged so that they can be convenient- 
ly grouped as 1, 2, or %decade units,  or, a l l  six can be connected 
ONE COUNTER 
PATCHED 7 
THE NEXT 
.c- MI  INPUT - MI RESET - MI  OUTPUT 
-COMMON RESE 
RESETS ALL 
T INPUT 
COUNTERS 
m - C L O C K  INPUT 5 IMHz lol c- RANDOM BINARY SEQUENCE OUTPUT 
F i g .  A.20 (a) Regdout Counter Patchfield 
(b) Sampling-type Noiee Generator P 
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8 C  co 
inputs (green) and reset by a logical  "l'* applied t o  the 
reset inputs (white r). 
of the counter f i e l d  (white cr) and a common reset pushbut~on is lo- 
cated a t  the lef t  s ide  of the dieplay uni t .  
counter changes t o  a logical  "0" on the eighth count and back to  "1" 
on the tenth count. 
as divide-by-ten counters. 
common reset l i n e  is located a t  the bottom 
The output of a single  
These un i t s  are used to display event counts, and 
Noiae Generator8 - Two sampling-type d i g i t a l  noise generators are pro- 
vided [Fig. A.20(b)l. 
changes state randomly only a t  clock intervals.  
The output is a random binary s ignal  which 
The autocorrelation function of t he  output is 
where E i s  the amplitude of the  output pulse t r a i n  and A t  = l/f, i s  the  
period of the input clock. 
The power spec t ra l  density is 
The noise generator should not be clocked at  frequencies greater  than 
z t o  insure uncorrelared output states. 
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he noise dr ivers  ioared earlier are t o  be u 
noise generators when accurate switched levels  are desired on the 
analog p a t c h p ~ n e l ~  
Manual Pushbuttons - Four manual pushbuttons b i g .  A,21(a) 1 are ~ r o v ~ d e d  
t o  give log ica l  complementary outputs on the d i g i t a l  patchpanel when a 
button i s  pushed. 
nate  e f f e c t s  of switch-contact bounce. 
The switches a re  buffered by R-S f l ip-f lops to e l i m i -  
LORic-State Indicator Lamps - The logic-s ta te  indicators  are located 
above the d i g i t a l  patchbay. 
ed to  the corresponding input which is located at  the bottom of the  
s h i f t  r eg i s t e r  patchfield and labeled I1 through I12 [Fig. Aa21(b)]. 
Each one l i g h t s  when a log ica l  "1" is appli-  
h a d o u t  Trunks - Four trunk l i nes  are avai lable  OQ the d i g i t a l  patchpanel 
to permit connections t o  external  devices, i n  par t icular ,  the osc i l lo -  
scope. The scope sync input SC is one of these trunks. 
S i x  analog readout trunks are located i n  the D, E, F trunk-block 
f i e l d  i n  column F. 
the power supply monitoring panel. 
Outputs terminate i n  BMC coaxial  connectors 
Trunk Lines - Thirty-four trunk l ines  ( r igh t  column) are provided to per- 
m i t  patching of interface equipment t o  the PDP-9 d i g i t a l  computer. 
There a re  E trunk l i nes  connecting the analog and d i g i t a l  petchpanels. 
Caution - Never connect= patchcord between analog and d i g i t a l  
patchbays 
I)- NORMALLY "0" 
c- NORMALLY I 
1% 11 
OUTPUTS 
.c- LOGIC-STATE INDICATOR LAMP INPUT r i  
Fig* A.21 (a) nual Pushbutton P 
te Indicator Inputs 
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